ChipFind - документация

Электронный компонент: SSM2019BN

Скачать:  PDF   ZIP
www.docs.chipfind.ru
background image
a
SSM2019
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
2003 Analog Devices, Inc. All rights reserved.
REV. 0
Self-Contained
Audio Preamplifier
FUNCTIONAL BLOCK DIAGRAM
RG
1
RG
2
5k
5k
1
5k
5k
V
5k
OUT
5k
1
REFERENCE
V
+IN
V+
IN
GENERAL DESCRIPTION
The SSM2019 is a latest generation audio preamplifier, combin-
ing SSM preamplifier design expertise with advanced processing.
The result is excellent audio performance from a monolithic
device, requiring only one external gain set resistor or potentiom-
eter. The SSM2019 is further enhanced by its unity gain stability.
Key specifications include ultra-low noise (1.5 dB noise figure) and
THD (<0.01% at G = 100), complemented by wide bandwidth
and high slew rate.
Applications for this low cost device include microphone pream-
plifiers and bus summing amplifiers in professional and consumer
audio equipment, sonar, and other applications requiring a low
noise instrumentation amplifier with high gain capability.
FEATURES
Excellent Noise Performance: 1.0 nV/
Hz or
1.5 dB Noise Figure
Ultra-low THD: < 0.01% @ G = 100 Over the
Full Audio Band
Wide Bandwidth: 1 MHz @ G = 100
High Slew Rate: 16 V/ s @ G = 10
10 V rms Full-Scale Input,
G = 1, V
S
= 18 V
Unity Gain Stable
True Differential Inputs
Subaudio 1/f Noise Corner
8-Lead PDIP or 16-Lead SOIC
Only One External Component Required
Very Low Cost
Extended Temperature Range: 40 C to +85 C
APPLICATIONS
Audio Mix Consoles
Intercom/Paging Systems
2-Way Radio
Sonar
Digital Audio Systems
PIN CONNECTIONS
8-Lead PDIP (N Suffix)
8-Lead Narrow Body SOIC (RN Suffix)
*
TOP VIEW
(Not to Scale)
8
7
6
5
1
2
3
4
RG
1
IN
+IN
RG
2
V+
OUT
REFERENCE
V
SSM2019
16-Lead Wide Body SOIC (R
W Suffix)
TOP VIEW
(Not to Scale)
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
NC = NO CONNECT
NC
RG
1
NC
IN
+IN
NC
V
NC
NC
RG
2
NC
V+
NC
OUT
REFERENCE
NC
SSM2019
*Consult factory for availability.
background image
REV. 0
2
SSM2019SPECIFICATIONS
(V
S
= 15 V and 40 C
T
A
+85 C, unless otherwise noted. Typical specifications
apply at T
A
= 25 C.)
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
DISTORTION PERFORMANCE
V
O
= 7 V rms
R
L
= 2 k
W
Total Harmonic Distortion Plus Noise
THD + N
f = 1 kHz, G = 1000
0.017
%
f = 1 kHz, G = 100
0.0085
%
f = 1 kHz, G = 10
0.0035
%
f = 1 kHz, G = 1
0.005
%
BW = 80 kHz
NOISE PERFORMANCE
Input Referred Voltage Noise Density
e
n
f = 1 kHz, G = 1000
1.0
nV/
Hz
f = 1 kHz, G = 100
1.7
nV/
Hz
f = 1 kHz, G = 10
7
nV/
Hz
f = 1 kHz, G = 1
50
nV/
Hz
Input Current Noise Density
i
n
f = 1 kHz, G = 1000
2
pA/
Hz
DYNAMIC RESPONSE
Slew Rate
SR
G = 10
16
V/
ms
R
L
= 2 k
W
C
L
= 100 pF
Small Signal Bandwidth
BW
3 dB
G = 1000
200
kHz
G = 100
1000
kHz
G = 10
1600
kHz
G = 1
2000
kHz
INPUT
Input Offset Voltage
V
IOS
0.05
0.25
mV
Input Bias Current
I
B
V
CM
= 0 V
3
10
mA
Input Offset Current
Ios
V
CM
= 0 V
0.001 1.0
mA
Common-Mode Rejection
CMR
V
CM
=
12 V
G = 1000
110
130
dB
G = 100
90
113
dB
G = 10
70
94
dB
G = 1
50
74
dB
Power Supply Rejection
PSR
V
S
=
5 V to 18 V
G = 1000
110
124
dB
G = 100
110
118
dB
G = 10
90
101
dB
G = 1
70
82
dB
Input Voltage Range
IVR
12
V
Input Resistance
R
IN
Differential, G = 1000
1
M
W
G = 1
30
M
W
Common Mode, G = 1000
5.3
M
W
G = 1
7.1
M
W
OUTPUT
Output Voltage Swing
V
O
R
L
= 2 k
W, T
A
= 25
C
13.5
13.9
V
Output Offset Voltage
V
OOS
4
30
mV
Maximum Capacitive Load Drive
5000
pF
Short Circuit Current Limit
I
SC
Output-to-Ground Short
50
mA
Output Short Circuit Duration
Continuous
sec
GAIN
Gain Accuracy
R
G
=
10 k
W
T
A
= 25
C
G 1
R
G
= 10
W, G = 1000
0.5
0.1
dB
R
G
= 101
W, G = 100
0.5
0.2
dB
R
G
= 1.1 k
W, G = 10
0.5
0.2
dB
R
G
= , G = 1
0.1
0.2
dB
Maximum Gain
G
70
dB
REFERENCE INPUT
Input Resistance
10
k
W
Voltage Range
12
V
Gain to Output
1
V/V
POWER SUPPLY
Supply Voltage Range
V
S
5
18
V
Supply Current
I
SY
V
CM
= 0 V, R
L
=
4.6
7.5
mA
V
CM
= 0 V, V
S
=
18 V, R
L
=
4.7
8.5
mA
Specifications subject to change without notice.
background image
REV. 0
SSM2019
3
ABSOLUTE MAXIMUM RATINGS
1
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
19 V
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . Supply Voltage
Output Short Circuit Duration . . . . . . . . . . . . . . . . . . . 10 sec
Storage Temperature Range . . . . . . . . . . . . 65
C to +150C
Junction Temperature (T
J
) . . . . . . . . . . . . . 65
C to +150C
Lead Temperature Range (Soldering, 60 sec) . . . . . . . . 300
C
Operating Temperature Range . . . . . . . . . . . 40
C to +85C
Thermal Resistance
2
8-Lead PDIP (N) . . . . . . . . . . . . . . . . . . . . . . .
JA
= 96
C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
JC
= 37
C/W
16-Lead SOIC (RW) . . . . . . . . . . . . . . . . . . . .
JA
= 92
C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
JC
= 27
C/W
NOTES
1
Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
2
q
JA
is specified for worst-case mounting conditions, i.e.,
q
JA
is specified for device
in socket for PDIP;
q
JA
is specified for device soldered to printed circuit board for
SOIC package.
FREQUENCY Hz
THD + N %
0.0001
10
0.001
0.01
0.1
20
100
1k
10k 20k
15V V
S
18V
7Vrms V
O
10Vrms
R
L
600
BW = 80kHz
G = 10
G = 1000
G = 100
G = 1
TPC 1. Typical THD + Noise vs. Gain
FREQUENCY Hz
RTI, VOLTAGE NOISE DENSITY nV/
Hz
0.1
1
10
100
1k
10k
1
10
100
T
A
= 25 C
V
S
= 15V
G = 1000
TPC 2. Voltage Noise Density vs. Frequency
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the SSM2019 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
Typical Performance Characteristics
ORDERING GUIDE
Temperature
Package
Package
Model
Range
Description
Option
SSM2019BN
40
C to +85C 8-Lead PDIP
N-8
SSM2019BRW
40
C to +85C 16-Lead SOIC
RW-16
SSM2019BRWRL 40
C to +85C 16-Lead SOIC, Reel RW-16
SSM2019BRN
*
40
C to +85C 8-Lead SOIC
RN-8
SSM2019BRNRL
* 40
C to +85C 8-Lead SOIC, Reel RN-8
*Consult factory for availability.
background image
REV. 0
SSM2019
4
GAIN
1
1
10
10
100
100
1k
RTI VOLTAGE NOISE DENSITY nV/
Hz
0.1
T
A
= 25 C
V
S
= 15V
f = 1kHz OR 10kHz
TPC 3. RTI Voltage Noise Density
vs. Gain
LOAD RESISTANCE
0
10
1k
10k
OUTPUT VOLTAGE V
2
4
6
10
14
100k
G = 1
G 10
T
A
= 25 C
V
S
= 15V
100
8
12
16
TPC 6. Output Voltage vs. Load
Resistance
CMRR dB
0
10
100k
20
40
60
80
100
120
140
160
180
200
100
1k
10k
G = 1000
G = 100
G = 10
G = 1
V
CM
= 100mV
V
S
= 15V
T
A
= 25 C
FREQUENCY Hz
TPC 9. CMRR vs. Frequency
FREQUENCY Hz
100
IMPEDANCE
100
1M
1k
10k
100k
0
10
20
30
40
50
60
70
80
90
TPC 4. Output Impedance vs.
Frequency
SUPPLY VOLTAGE (V
+
V
) V
0
10
30
INPUT SWING (V
IN
+
V
IN
) V
T
A
= 25 C
f
= 100kHz
10
20
30
40
0
40
20
TPC 7. Input Voltage Range vs.
Supply Voltage
FREQUENCY Hz
0
100
1k
10k
+
PSRR dB
V
CM
= 100mV
T
A
= 25 C
V
S
= 15V
75
100k
G = 1
10
150
G = 1000
G = 10
G = 100
125
50
25
100
TPC 10. Positive PSRR vs. Frequency
FREQUENCY Hz
100
30
1M
PEAK-TO-PEAK VOLTAGE V
20
10
15
25
1k
10k
100k
T
A
= 25 C
R
L
= 2k
V
S
= 15V
GAIN 10
GAIN = 1
TPC 5. Maximum Output Swing
vs. Frequency
SUPPLY VOLTAGE (V
+
V
) V
0
10
30
OUTPUT SWING (V
OUT
+
V
OUT
) V
T
A
= 25 C
5
10
15
40
0
20
20
TPC 8. Output Voltage Range vs.
Supply Voltage
FREQUENCY Hz
0
100
1k
10k
PSRR dB
V
S
= 100mV
T
A
= 25 C
V
S
= 15V
75
100
100k
G = 1
10
150
G = 1000
G = 10
G = 100
125
50
25
TPC 11. Negative PSRR vs. Frequency
background image
REV. 0
5
SSM2019
TEMPERATURE C
0
V
IOS
mV
50
V+/V = 15V
0.005
0.010
0.015
0.020
0.025
0.030
0.035
0.040
25
0
25
50
75
100
TPC 12. V
IOS
vs. Temperature
SUPPLY VOLTAGE (V
CC
V
EE
) V
V
OOS
mV
0
5
10
20
30
35
40
20
20
30
30
10
0
10
15
25
T
A
= 25 C
TPC 15. V
OOS
vs. Supply Voltage
TEMPERATURE C
SUPPLY CURRENT mA
50
2
6
8
2
4
6
8
0
4
25
0
25
50
75
100
I @ V+/V = 15V
I @ V+/V = 18V
I+ @ V+/V = 18V
I+ @ V+/V = 15V
TPC 18. Supply Current vs.
Temperature
SUPPLY VOLTAGE (V
CC
V
EE
) V
V
IOS
mV
0.06
0
10
20
25
30
35
40
5
15
0.05
0.04
0.03
0.02
0.01
0
0.01
0.02
T
A
= 25 C
TPC 13. V
IOS
vs. Supply Voltage
TEMPERATURE C
I
B
A
50
4
5
3
2
1
0
25
0
25
50
75
100
V+/V = 15V
I
B+
OR I
B
TPC 16. I
B
vs. Temperature
SUPPLY VOLTAGE (V
CC
V
EE
) V
SUPPLY CURRENT mA
0
5
10
20
30
35
40
6
6
8
8
4
2
0
2
4
15
25
I+
I
T
A
= 25 C
TPC 19. Supply Current vs. Supply
Voltage
TEMPERATURE C
V
OOS
mV
8
25
50
25
75
100
V+/V = 15V
0
50
7
6
5
4
3
2
1
0
TPC 14. V
OOS
vs. Temperature
SUPPLY VOLTAGE (V
CC
V
EE
) V
I
B
A
0
0
3
6
5
1
10
20
30
40
2
4
T
A
= 25 C
TPC 17. I
B
vs. Supply Voltage
SUPPLY VOLTAGE V
SUPPLY CURRENT mA
5
0
8
10
12
10
15
20
6
4
2
0
T
A
= 25 C
14
16
TPC 20. I
SY
vs. Supply Voltage
background image
REV. 0
SSM2019
6
V+
V
OUT
R
G
+IN
IN
R
G1
R
G2
SSM2019
REFERENCE
G =
V
OUT
(+IN) ( IN)
=
10k
R
G
+ 1
Figure 1. Basic Circuit Connections
GAIN
The SSM2019 only requires a single external resistor to set the
voltage gain. The voltage gain, G, is:
G
k
R
G
=
+
10
1
W
and the external gain resistor, R
G
, is:
R
k
G
G
=
10
1
W
For convenience, Table I lists various values of R
G
for common
gain levels.
Table I. Values of R
G
for Various Gain Levels
R
G
( )
A
V
dB
NC
1
0
4.7 k
3.2
10
1.1 k
10
20
330
31.3
30
100
100
40
32
314
50
10
1000
60
The voltage gain can range from 1 to 3500. A gain set resistor is
not required for unity gain applications. Metal film or wire-wound
resistors are recommended for best results.
The total gain accuracy of the SSM2019 is determined by the
tolerance of the external gain set resistor, R
G
, combined with the
gain equation accuracy of the SSM2019. Total gain drift combines
the mismatch of the external gain set resistor drift with that of
the internal resistors (20 ppm/
C typ).
Bandwidth of the SSM2019 is relatively independent of gain,
as shown in Figure 2. For a voltage gain of 1000, the SSM2019
has a small-signal bandwidth of 200 kHz. At unity gain, the
bandwidth of the SSM2019 exceeds 4 MHz.
1k
10M
VO
LTA
GE GAIN dB
60
10k
100k
1M
40
20
0
V
S
= 15V
T
A
= 25 C
Figure 2. Bandwidth for Various Values of Gain
NOISE PERFORMANCE
The SSM2019 is a very low noise audio preamplifier exhibiting
a typical voltage noise density of only 1 nV/
Hz
at 1 kHz. The
exceptionally low noise characteristics of the SSM2019 are in
part achieved by operating the input transistors at high collector
currents since the voltage noise is inversely proportional to the
square root of the collector current. Current noise, however, is
directly proportional to the square root of the collector current.
As a result, the outstanding voltage noise performance of the
SSM2019 is obtained at the expense of current noise performance.
At low preamplifier gains, the effect of the SSM2019 voltage
and current noise is insignificant.
The total noise of an audio preamplifier channel can be calculated by:
E
e
i R
e
n
n
n
S
t
=
+
+
2
2
2
(
)
where:
E
n
= total input referred noise
e
n
= amplifier voltage noise
i
n
= amplifier current noise
R
S
= source resistance
e
t
= source resistance thermal noise
For a microphone preamplifier, using a typical microphone
impedance of 150
W, the total input referred noise is:
E
nV Hz
pA
Hz
nV
Hz
nV
Hz
kHz
n
=
+
+
=
(
)
(
/
)
( .
/
)
.
/
@
1
2
150
1 6
1 93
1
2
2
2
W
where:
e
n
= 1 nV/
Hz @ 1 kHz, SSM2019 e
n
i
n
= 2 pA/
Hz @ 1 kHz, SSM2019 i
n
R
S
= 150
W, microphone source impedance
e
t
= 1.6 nV/
Hz @ 1 kHz, microphone thermal noise
This total noise is extremely low and makes the SSM2019
virtually transparent to the user.
background image
REV. 0
SSM2019
7
R
G
C4
200pF
Z1
Z2
Z3
Z4
R1
10k
R2
10k
R3
6.8k
1%
R4
6.8k
1%
+IN
IN
R5
100
C3
47 F
C1
C2
V
OUT
+18V
18V
C1, C2: 22 F TO 47 F, 63V, TANTALUM OR ELECTROLYTIC
Z1Z4: 12V, 1/2W
R
G1
R
G2
SSM2019
+48V
Figure 4. SSM2019 in Phantom Powered Microphone Circuit
INPUTS
The SSM2019 has protection diodes across the base emitter
junctions of the input transistors. These prevent accidental
avalanche breakdown, which could seriously degrade noise
performance. Additional clamp diodes are also provided to prevent
the inputs from being forced too far beyond the supplies.
(INVERTING)
(NONINVERTING)
TRANSDUCER
SSM2019
a. Single-Ended
R
TRANSDUCER
SSM2019
R
b. Pseudo-Differential
TRANSDUCER
SSM2019
c. True Differential
Figure 3. Three Ways of Interfacing Transducers for
High Noise Immunity
Although the SSM2019 inputs are fully floating, care must be
exercised to ensure that both inputs have a dc bias connection
capable of maintaining them within the input common-mode
range. The usual method of achieving this is to ground one side
of the transducer as in Figure 3a. An alternative way is to float
the transducer and use two resistors to set the bias point as in
Figure 3b. The value of these resistors can be up to 10 k
W, but
they should be kept as small as possible to limit common-mode
pickup. Noise contribution by resistors is negligible since it is
attenuated by the transducer's impedance. Balanced transducers
give the best noise immunity and interface directly as in Figure 3c.
For stability, it is required to put an RF bypass capacitor directly
across the inputs, as shown in Figures 3 and 4. This capacitor
should be placed as close as possible to the input terminals. Good
RF practice should also be followed in layout and power supply
bypassing, since the SSM2019 uses very high bandwidth devices.
REFERENCE TERMINAL
The output signal is specified with respect to the reference terminal,
which is normally connected to analog ground. The reference
may also be used for offset correction or level shifting. A refer-
ence source resistance will reduce the common-mode rejection
by the ratio of 5 k
W/R
REF
. If the reference source resistance is
1
W, then the CMR will be reduced to 74 dB (5 kW/1 W = 74 dB).
COMMON-MODE REJECTION
Ideally, a microphone preamplifier responds to only the difference
between the two input signals and rejects common-mode voltages
and noise. In practice, there is a small change in output voltage
when both inputs experience the same common-mode voltage
change; the ratio of these voltages is called the common-mode
gain. Common-mode rejection (CMR) is the logarithm of the ratio
of differential-mode gain to common-mode gain, expressed in dB.
PHANTOM POWERING
A typical phantom microphone powering circuit is shown in
Figure 4. Z1 to Z4 provide transient overvoltage protection for
the SSM2019 whenever microphones are plugged in or unplugged.
background image
REV. 0
8
C0271802/03(0)
PRINTED IN U.S.A.
SSM2019
OUTLINE DIMENSIONS
8-Lead Plastic Dual In-Line Package [PDIP]
(N-8)
Dimensions shown in inches and (millimeters)
SEATING
PLANE
0.180
(4.57)
MAX
0.150 (3.81)
0.130 (3.30)
0.110 (2.79)
0.060 (1.52)
0.050 (1.27)
0.045 (1.14)
8
1
4
5
0.295 (7.49)
0.285 (7.24)
0.275 (6.98)
0.100 (2.54)
BSC
0.375 (9.53)
0.365 (9.27)
0.355 (9.02)
0.150 (3.81)
0.135 (3.43)
0.120 (3.05)
0.015 (0.38)
0.010 (0.25)
0.008 (0.20)
0.325 (8.26)
0.310 (7.87)
0.300 (7.62)
0.022 (0.56)
0.018 (0.46)
0.014 (0.36)
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
COMPLIANT TO JEDEC STANDARDS MO-095AA
0.015
(0.38)
MIN
16-Lead Standard Small Outline Package [SOIC]
Wide Body
(RW-16)
Dimensions shown in millimeters and (inches)
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
COMPLIANT TO JEDEC STANDARDS MS-013AA
SEATING
PLANE
0.30 (0.0118)
0.10 (0.0039)
0.51 (0.0201)
0.33 (0.0130)
2.65 (0.1043)
2.35 (0.0925)
1.27 (0.0500)
BSC
16
9
8
1
10.65 (0.4193)
10.00 (0.3937)
7.60 (0.2992)
7.40 (0.2913)
10.50 (0.4134)
10.10 (0.3976)
0.32 (0.0126)
0.23 (0.0091)
8
0
0.75 (0.0295)
0.25 (0.0098)
45
1.27 (0.0500)
0.40 (0.0157)
COPLANARITY
0.10
8-Lead Standard Small Outline Package [SOIC]
*
Narrow Body
(RN-8)
Dimensions shown in millimeters and (inches)
0.25 (0.0098)
0.19 (0.0075)
1.27 (0.0500)
0.41 (0.0160)
0.50 (0.0196)
0.25 (0.0099)
45
8
0
1.75 (0.0688)
1.35 (0.0532)
SEATING
PLANE
0.25 (0.0098)
0.10 (0.0040)
8
5
4
1
5.00 (0.1968)
4.80 (0.1890)
4.00 (0.1574)
3.80 (0.1497)
1.27 (0.0500)
BSC
6.20 (0.2440)
5.80 (0.2284)
0.51 (0.0201)
0.33 (0.0130)
COPLANARITY
0.10
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
COMPLIANT TO JEDEC STANDARDS MS-012AA
*Consult factory for availability.
BUS SUMMING AMPLIFIER
In addition to its use as a microphone preamplifier, the SSM2019
can be used as a very low noise summing amplifier. Such a circuit
is particularly useful when many medium impedance outputs
are summed together to produce a high effective noise gain.
The principle of the summing amplifier is to ground the SSM2019
inputs. Under these conditions, Pins 1 and 8 are ac virtual grounds
sitting about 0.55 V below ground. To remove the 0.55 V offset,
the circuit of Figure 5 is recommended.
A2 forms a "servo" amplifier feeding the SSM2019 inputs. This
places Pins l and 8 at a true dc virtual ground. R4 in conjunction
with C2 removes the voltage noise of A2, and in fact just about
any operational amplifier will work well here since it is removed
from the signal path. If the dc offset at Pins l and 8 is not too
critical, then the servo loop can be replaced by the diode biasing
scheme of Figure 5. If ac coupling is used throughout, then Pins 2
and 3 may be directly grounded.
IN
V
OUT
SSM2019
R4
5.1k
R3
33k
C1
0.33 F
R2
6.2k
C2
200 F
+ IN
A2
R5
10k
V
IN4148
TO PINS
2 AND 3
Figure 5. Bus Summing Amplifier

Document Outline