ChipFind - документация

Электронный компонент: AKD4112B

Скачать:  PDF   ZIP
ASAHI KASEI
[AKD4112B]
<KM065901>
2002/12
- 1 -


GENERAL DESCRIPTION
AKD4112B is the evaluation board for AK4112B, 96kHz digital audio transceiver. This has optical and
BNC connector to interface with other digital audio equipment. The AKD4112B is also available to output
analog data via on-board DAC, AK4394.
n
Ordering guide
AKD4112B --- Evaluation board for AK4112B
(A cable for connecting with printer port of IBM-AT compatible PC
and a control software are packed with this.)
FUNCTION
o
Digital interface
-S/PDIF :
4 channel input ( optical or BNC)
1 channel output ( optical or BNC)
- Serial audio data I/F :
1 output ( for DIR data output. 10-pin port)
o
Analog interface
-DAC output :
Differential stereo output (Lch/Rch)
o
10pin header for serial control interface
RX0
AK4112B
DAC(AK4394)
Analog
Buffer
Control
3.3V
GND
Opt
Serial Data out
5V
GND
+12V
-12V
Fig 1. AKD4112B Block Diagram
*Circuit diagram and PCB layout are attached at the end of this manual.
AK4112B Evaluation Board Rev.A
AKD4112B
ASAHI KASEI
[AKD4112B]
<KM065901>
2002/12
- 2 -
PORT2
uP-I/F
1
2
9
10
CSN
CCLK
CDTI
CDTO
n
Evaluation modes
(1) Evaluation for DIR (Digital output)
S/PDIF in(optical or BNC) AK4112B Serial Data out(10pin port)
(2) Evaluation for DIR(analog output via DAC)
S/PDIF in(optical or BNC) AK4112B DAC(AK4394) Analog out(Balance XLR)

n
Operating sequence

(1) Set up the power supply lines.
[-12V] (Blue) = -12 ~ -15V
[+12V] (Orange) = +12 ~ +15V
[Analog 5V] (Red) = 5V : Open when the JP15(REG5V) is short.
[AGND] (Black) = 0V
[Digital 5V] (Red) = 5V
[DGND] (Black) = 0V
[Analog 3V] (Green) = 3.3V : Open when the JP13(REG3V) is short.
[AGND2] (Black) = 0V
[Digital 3V] (Green) = 3.3V
Each supply line should be distributed from the power supply unit.

(2) Set up the evaluation mode and jumper pins. (See p.3.)

(3) Connect cables.

(4) Power on.
The AK4112B and AK4394 should be reset once bringing PDN(SW3) "L" upon power-up.

(5) Set up software.
Both the serial and parallel mode are available for AK4112B. AK4394 is fixed to
serial control mode. In the serial mode, The IBM-AT compatible PC can control
both AK4112B and AK4394 by using the printer port and PORT2 on the AKD4112B.
Connect PORT2 (uP-I/F) with PC by 10-line flat cable packed with the AKD4112B.

Take care of the direction of connector. There is a mark at pin#1.
The pin layout of PORT2 is as Figure 2. Figure 2. PORT2 pin layout
n
Connection of PORT2
CSN
CDTI/SDA
CDTO/ACK
CCLK/SCL
AKD4114
10 pin Header
10 pin Connector
10 wire flat cable
Connect
PC
ASAHI KASEI
[AKD4112B]
<KM065901>
2002/12
- 3 -
n
Jumper set up. (See the datasheet of AK4112B)
No.
Jumper Name
Function
1
RX0
RX0 input circuit set-up.
OPT : Optical (default)
BNC : BNC
2
SDA/CDTO
SDA/CDTO pin set-up
Serial mode : Short both "SDA" and "CDTO/CM0=L". (default)
Parallel mode : Select CM0="H" or CM0="L" to set CM0
3
Don't care
5,6,8
RX4-7
Don't care
4
DIT MCLK
Don't care
7
DIR MCLK ,
MCKO set-up for PORT4(DIR; DAC)
MCKO1 : MCKO1 of AK4112B (default)
MCKO2 : MCKO2 of AK4112B
9
TX0
Don't care
10
TX1
Don't care
11
BNC
Don't care
12
4112B VD
Power supply source set-up for DVDD of AK4112B.
D3V : from Digital 3V Jack (default)
A3V : from Analog 3V Jack.
13
REG3V
Power supply source set-up for AVDD of AK4112B.
Open : from Analog 3V Jack (default)
Short : from the regulator. Do not connect anything the Analog 3V Jack.
14
4395_DVDD
Power supply source set-up for DVDD of AK4394.
D5V : from Digital 5V Jack (default)
A5V : from Analog 5V Jack
15
REG5V
Power supply source set-up for AVDD of AK4394.
Open : from Analog 5V Jack (default)
Short : from the regulator. Do not connect anything the Analog 5V Jack.
16
AGND2/DGND
Connection of AGND2(AK4112B AVSS) and DGND(AK4112B DVSS)
Open : Separate two grounds.
Short : Connect two grounds. (default)
17
AGND2/DGND
Connection of AGND(AK4394 AVSS) and DGND(AK4112B DVSS)
Open : Separate two grounds. (default)
Short : Connect two grounds.
ASAHI KASEI
[AKD4112B]
<KM065901>
2002/12
- 4 -

n
DIP switch(SW1) set-up : -off- means "L"
No.
Switch Name
Function
1
IPS0
Don't care
2
DIF0
DIF0 pin set-up (for parallel mode)
3
DIF1
DIF1 pin set-up (for parallel mode)
4
DIF2
DIF2 pin set-up (for parallel mode)
5
IPS1/IIC
Don't care
6
P/SN
P/SN pin set-up. "H": parallel mode, "L": serial mode.
7
XTL0
Don't care
8
XTL1
Don't care
n
DIP switch(SW2) set-up : -off- means "L"
No.
Switch Name
Function
1
CM1
CM1 pin set-up (for parallel mode)
2
OCKS1
OCKS1 pin set-up (for parallel mode)
3
OCKS0
OCKS0 pin set-up (for parallel mode)
4
TEST1
Don't care
5
-
(reserved)
6
-
(reserved)
7
-
(reserved)
8
-
(reserved)
n
Toggle switch set-up
3
PDN
Reset switch for AK4112B and AK4394. Set to "H" during operation. Bring to "L" once
after the power is supplied.

n
LED indication
1
INT0
Bright when ERF pin goes to "H".
2
INT1
Bright when FS96 pin goes to "H".

n
Set-up of AK4394 (for the evaluation via DAC. Refer the AK4394 datasheet)
In case of evaluating via DAC(AK4394), the AK4394 needs to be controlled by serial control. The default set-up of
AK4394 audio format is 16bit right justified, but AK4112B is left justified slave mode. Please adjust those two audio
formats. In detail, please refer those datasheets.

n
Set-up of AK4112B (Refer the AK4394 datasheet)
1. MCKO1/2 output
No. OCKS1 OCKS0
MCKO1
MCKO2
X'tal
fs (kHz)
0
0
0
256fs
256fs
256fs
32, 44.1, 48, 96
Default
1
0
1
256fs
128fs
256fs
32, 44.1, 48, 96
2
1
0
512fs
256fs
512fs
32, 44.1, 48
3
1
1
Test Mode
Table 1. Master Clock Frequency Select
ASAHI KASEI
[AKD4112B]
<KM065901>
2002/12
- 5 -
2. Clock operation mode
Mode
CM1
CM0
UNLOCK
PLL
X'tal
Clock source
SDTO
0
0
0
-
ON
ON(Note)
PLL
RX
Default
1
0
1
-
OFF
ON
X'tal
DAUX
0
ON
ON
PLL
RX
2
1
0
1
ON
ON
X'tal
DAUX
3
1
1
-
ON
ON
X'tal
DAUX
ON: Oscillation (Power-up), OFF: STOP (Power-down)
Table 2. Clock Operation Mode select
3. Audio interface format
LRCK
BICK
DIF2 DIF1 DIF0
DAUX
SDTO
I/O
I/O
0
0
0
24bit, Left justified
16bit, Right justified
H/L
O
64fs
O
0
0
1
24bit, Left justified
18bit, Right justified
H/L
O
64fs
O
0
1
0
24bit, Left justified
20bit, Right justified
H/L
O
64fs
O
0
1
1
24bit, Left justified
24bit, Right justified
H/L
O
64fs
O
1
0
0
24bit, Left justified
24bit, Left justified
H/L
O
64fs
O
Default
1
0
1
24bit, I
2
S
24bit, I
2
S
L/H
O
64fs
O
1
1
0
24bit, Left justified
24bit, Left justified
H/L
I
64-128fs
I
1
1
1
24bit, I
2
S
24bit, I
2
S
L/H
I
64-128fs
I
Table3. Audio Data Format