ChipFind - документация

Электронный компонент: AKD4524

Скачать:  PDF   ZIP
ASAHI KASEI
[AK4524]
M0050-E-01
1999/5
- 1 -
GENERAL DESCRIPTION
The AK4524 is a high performance 24bit CODEC for the 96kHz recording system. The ADC has an
Enhanced Dual Bit architecture with wide dynamic range. The DAC uses the new developed Advanced
Multi Bit architecture and achieves low outband noise and high jitter tolerance by use of SCF (switched
capacitor filter) techniques. The AK4524 has an input PGA and is well suited MD, DVTR system and
musical instruments.
FEATURES
24bit 2ch ADC
- 64x Oversampling
- Single-End Inputs
- S/(N+D): 90dB
- Dynamic Range, S/N: 100dB
- Digital HPF for offset cancellation
- Input PGA with +18dB gain & 0.5dB step
- Input DATT with -72dB att
- I/F format: MSB justified or I
2
S
24bit 2ch DAC
- 128x Oversampling
- 24bit 8 times Digital Filter
Ripple: 0.005dB, Attenuation: 75dB
- SCF
- Differential Outputs
- S/(N+D): 94dB
- Dynamic Range, S/N: 110dB
- De-emphasis for 32kHz, 44.1kHz, 48kHz sampling
- Output DATT with -72dB att
- Soft Mute
- I/F format: MSB justified, LSB justified or I
2
S
High Jitter Tolerance
3-wire Serial Interface for Volume Control
Master Clock
- X'tal Oscillating Circuit
- 256fs/384fs/512fs/768fs/1024fs
Master Mode/Slave Mode
5V operation
3V Power Supply Pin for 3V I/F
Small 28pin VSOP package
24Bit 96kHz Audio CODEC
AK4524
ASAHI KASEI
[AK4524]
M0050-E-01
1999/5
- 2 -
n
Block Diagram
AINL
AINR
VCOM
AOUTL+
AOUTL-
AOUTR-
AOUTR+
VREF
VA
AGND
CS
CCLK
CDTI
CIF
CLKO XTO
XTI
XTALE
SDTI
SDTO
BICK
LRCK
DGND
VT
VD
ADC
DAC
HPF
DATT
DATT
SMUTE
Audio I/F
Controller
Control Register I/F
Clock Gen. & Divider
PD
M/ S
Block Diagram
ASAHI KASEI
[AK4524]
M0050-E-01
1999/5
- 3 -
n
Ordering Guide
AK4524VF
-10
~+70C
28pin VSOP (0.65mm pitch)
AKD4524
Evaluation Board
n
Pin Layout
(Internal pull down) TEST
VCOM
AINR
AINL
VREF
AGND
VA
XTO
XTI
XTALE
LRCK
BICK
SDTO
SDTI
CDTI
CCLK
CS
CIF
CLKO
VT
VD
DGND
AOUTL-
AOUTL+
AOUTR-
AOUTR+
PD
M/ S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
AK4524
Top
View
ASAHI KASEI
[AK4524]
M0050-E-01
1999/5
- 4 -
PIN/FUNCTION
No.
Pin Name
I/O
Function
1
VCOM
O
Common Voltage Output Pin, VA/2
Bias voltage of ADC inputs and DAC outputs.
2
AINR
I
Rch Analog Input Pin
3
AINL
I
Lch Analog Input Pin
4
VREF
I
Voltage Reference Input Pin, VA
Used as a voltage reference by ADC & DAC. VREF is connected externally to
filtered VA.
5
AGND
-
Analog Ground Pin
6
VA
-
Analog Power Supply Pin, 4.75
~ 5.25V
7
TEST
I
Test Pin (Internal pull-down pin)
8
XTO
O
X'tal Output Pin
9
XTI
I
X'tal/Master Clock Input Pin
10
XTALE
I
X'tal Osc Enable Pin
"H": Enable, "L": Disable
11
LRCK
I/O
Input/Output Channel Clock Pin
12
BICK
I/O
Audio Serial Data Clock Pin
13
SDTO
O
Audio Serial Data Output Pin
14
SDTI
I
Audio Serial Data Input Pin
15
CDTI
I
Control Data Input Pin
16
CCLK
I
Control Data Clock Pin
17
CS
I
Chip Select Pin
18
CIF
I
Control Data I/F Format Pin
"H": CS falling trigger, "L": CS rising trigger
19
PD
I
Power-Down Mode Pin
"H": Power up, "L": Power down, reset and initialize the control register.
20
M/ S
I
Master/Slave Mode Pin
"H": Master mode, "L": Slave mode
21
CLKO
O
Master Clock Output Pin
22
VT
-
Output Buffer Power Supply Pin, 2.7
~ 5.25V
23
VD
-
Digital Power Supply Pin, 4.75
~ 5.25V
24
DGND
-
Digital Ground Pin
25
AOUTL-
O
Lch Negative Analog Output Pin
26
AOUTL+
O
Lch Positive Analog Output Pin
27
AOUTR-
O
Rch Negative Analog Output Pin
28
AOUTR+
O
Rch Positive Analog Output Pin
Note: All input pins except pull-down pins should not be left floating.
ASAHI KASEI
[AK4524]
M0050-E-01
1999/5
- 5 -
ABSOLUTE MAXIMUM RATINGS
(AGND, DGND=0V; Note 1)
Parameter
Symbol
min
max
Units
Power Supplies:
Analog
Digital
Output Buffer
VD-VA
VA
VD
VT
VDA
-0.3
-0.3
-0.3
-
6.0
6.0
6.0
0.3
V
V
V
V
Input Current, Any Pin Except Supplies
IIN
-
10
mA
Analog Input Voltage
VINA
-0.3
VA+0.3
V
Digital Input Voltage
VIND
-0.3
VA+0.3
V
Ambient Temperature (powered applied)
Ta
-10
70
C
Storage Temperature
Tstg
-65
150
C
Note:1. All voltages with respect to ground.
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
RECOMMENDED OPERATING CONDITIONS
(AGND, DGND=0V; Note 1)
Parameter
Symbol
min
typ
max
Units
Power Supplies
(Note 2)
Analog
Digital
Output Buffer
VA
VD
VT
4.75
4.75
2.7
5.0
5.0
3.0
5.25
VA
VD
V
V
V
Voltage Reference
VREF
3.0
-
VA
V
Note:1. All voltages with respect to ground.
2. VA and VD should be powered at the same time or VA should be powered earlier than VD.
The power up sequence between VA and VT, or VD and VT is not critical.
*AKM assumes no responsibility for the usage beyond the conditions in this datasheet.