S3040B
SONET/SDH CLOCK RECOVERY UNIT
1
April 6, 2000 / Revision NC
BiCMOS PECL CLOCK GENERATOR
DEVICE
SPECIFICATION
SONET/SDH CLOCK RECOVERY UNIT
S3040B
FEATURES
Micro-power Bipolar technology
Complies with Bellcore, and ITU-T specifica-
tions for jitter tolerance, jitter transfer and
jitter generation
On-chip high frequency PLL with internal
loop filter for clock recovery
Supports clock recovery for OC-48/STM-16
(2488.32 Mbit/s) NRZ data
155.52 MHz reference frequency
Lock detect--monitors frequency
Low-jitter serial interface
+5 V supply
32 TQFP Package
GENERAL DESCRIPTION
The function of the S3040 clock recovery unit is to
derive high speed timing signals for SONET/SDH-
based equipment. The S3040 is implemented using
AMCC's proven Phase Locked Loop (PLL) technology.
The S3040 receives an OC-48/STM-16 scrambled
NRZ signal and recovers the clock from the data.
The chip outputs a differential bit clock and retimed
data.
The S3040 utilizes an on-chip PLL which consists
of a phase detector, a loop filter, and a Voltage
Controlled Oscillator (VCO). The phase detector
compares the phase relationship between the VCO
output and the serial data input. A loop filter con-
verts the phase detector output into a smooth DC
voltage, and the DC voltage is input to the VCO
whose frequency is varied by this voltage. A block
diagram is shown in Figure 2.
Figure 1. System Block Diagram
Network Interface
Processor
S3045
S3041
MUX
S3042
DeMUX
S3042
DeMUX
S3041
MUX
OTX
ORX
OTX
ORX
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
Network Interface
Processor
S3045
S3040
S3040
S3040B
SONET/SDH CLOCK RECOVERY UNIT
2
April 6, 2000 / Revision NC
S3040 OVERVIEW
The S3040 supports clock recovery for the OC-48/
STM-16 data rate. Differential serial data is input to
the chip at the specified rate and clock recovery is
performed on the incoming data stream. An external
oscillator is required to minimize the PLL lock time and
provide a stable output clock source in the absence of
serial input data. Retimed data and clock are output
from the S3040.
Figure 2. S3040 Functional Block Diagram
SERCLKOP/N
LOCKDET
SERDATOP/N
REFCLKP/N
BYPASS
LCKREFN
SERDATIP/N
LOOP
FILTER
VCO
CLOCK
DIVIDER
PHASE DETECTOR
LOCK
DETECTOR
SDN
CAP 1,2
Table 1. Suggested Interface Devices
Sumitomo
OC-48 Optical Receiver
AMCC S3044
OC-48 DeMUX
AMCC S3042
OC-48 DeMUX
S3040B
SONET/SDH CLOCK RECOVERY UNIT
3
April 6, 2000 / Revision NC
S3040 FUNCTIONAL DESCRIPTION
The S3040 clock recovery device performs the clock
recovery function for SONET OC-48 serial data links.
The chip extracts the clock from the serial data inputs
and provides retimed clock and data outputs. A
155.52 MHz reference clock is required for phase
locked loop start-up and proper operation under loss
of signal conditions. An integral prescaler and phase
locked loop circuit is used to multiply this reference to
the nominal bit rate.
Clock Recovery
Clock recovery, as shown in the block diagram in
Figure 2, generates a clock that is at the same fre-
quency as the incoming data bit rate at the serial
data input. The clock is phase aligned by a PLL so
that it samples the data in the center of the data eye
pattern.
The phase relationship between the edge transi-
tions of the data and those of the generated clock
are compared by a phase/frequency discriminator.
Output pulses from the discriminator indicate the
required direction of phase corrections. These
pulses are smoothed by an integral loop filter. The
output of the loop filter controls the frequency of
the Voltage Controlled Oscillator (VCO), which
generates the recovered clock.
Frequency stability without incoming data is guaran-
teed by an alternate reference input (REFCLK) that
the PLL locks onto when data is lost. If the frequency
of the incoming signal with respect to REFCLKP/N
varies by greater than the ppm specified in Table 3,
the PLL will be declared out of lock, and the PLL will
lock to the reference clock. The assertion of SDN will
also cause an out of lock condition.
The loop filter transfer function is optimized to enable
the PLL to track the jitter, yet tolerate the minimum
transition density expected in a received SONET
data signal. This transfer function yields the typical
capture time stated in Table 3 for random incoming
NRZ data.
The total loop dynamics of the clock recovery PLL
yield a jitter tolerance which exceeds the minimum
tolerance proposed for SONET equipment by the
Bellcore TA-NWT-000253 standard, shown in Figure 4.
Lock Detect
The S3040 contains a lock detect circuit which monitors
the integrity of the serial data inputs. If the received
serial data fails the frequency test, the PLL will be
forced to lock to the local reference clock. This will
maintain the correct frequency of the recovered clock
output under loss of signal or loss of lock conditions. If
the recovered clock frequency deviates from the local
reference clock frequency by more than the ppm stated
in Table 3, the PLL will be declared out of lock. The
lock detect circuit will poll the input data stream in an
attempt to reacquire lock to data. If the recovered clock
frequency is determined to be within the ppm stated in
Table 3, the PLL will be declared in lock and the lock
detect output will go active.
S3040B
SONET/SDH CLOCK RECOVERY UNIT
4
April 6, 2000 / Revision NC
Figure 3. Input Jitter Tolerance Specification
Figure 4. Jitter Transfer Specification
1. Bellcore Specifications: GR-253- CORE, Issue 2, December 1995.
2. ITU-T Recommendations: G.958.
f0
f1
f2
f3
ft
0.4
1.5
15
Sinusodal
Input Jitter
Amplitude
(UI p-p)
Frequency
OC/STS
Level
f0
(Hz)
f2
(Hz)
f3
(kHz)
ft
(kHz)
f1
(Hz)
48
10
600
6000
100
1000
fc
P
Jitter
Transfer
Frequency
Acceptable
Range
slope = -20 dB/decade
CHARACTERISTICS
Performance
The S3040 PLL complies with the jitter specifications
proposed for SONET/SDH equipment defined by the
Bellcore Specifications: GR-253-CORE, Issue 2, De-
cember 1995 and ITU-T Recommendations: G.958
document, when used with differential inputs and out-
puts.
Input Jitter Tolerance
Input jitter tolerance is defined as the peak to
peak amplitude of sinusoidal jitter applied on the
input signal that causes an equivalent 1 dB opti-
cal/electrical power penalty. SONET input jitter
tolerance requirements are shown in Figure 3.
The measurement condition is the input jitter am-
plitude which causes an equivalent of 1 dB power
penalty.
Jitter Transfer
Jitter transfer function is defined as the ratio of jitter
on the output OC-N/STS-N signal to the jitter applied
on the input OC-N/STS-N signal versus frequency.
Jitter transfer requirements are shown in Figure 4.
The measurement condition is that input sinusoidal
jitter up to the mask level in Figure 3 be applied.
Jitter Generation
The jitter of the serial clock and serial data outputs
shall not exceed 0.01 UI rms when a serial data input
with no jitter is presented to the serial data inputs.
(See Table 3).
OC/STS
Level
fc
(MHz)
P
(dB)
48
1,2
2
0.1
S3040B
SONET/SDH CLOCK RECOVERY UNIT
5
April 6, 2000 / Revision NC
e
m
a
N
n
i
P
l
e
v
e
L
O
/
I
#
n
i
P
n
o
i
t
p
i
r
c
s
e
D
N
/
P
I
T
A
D
R
E
S
.
f
f
i
D
L
C
E
P
I
6
,
5
e
h
t
m
o
r
f
d
e
r
e
v
o
c
e
r
s
i
k
c
o
l
C
)
.
n
o
i
t
a
n
i
m
r
e
T
l
a
n
r
e
t
n
I
(
.
n
I
a
t
a
D
l
a
i
r
e
S
.
s
t
u
p
n
i
e
s
e
h
t
n
o
s
n
o
i
t
i
s
n
a
r
t
S
S
A
P
Y
B
L
T
T
I
0
2
o
t
t
s
e
t
n
o
i
t
c
u
d
o
r
p
g
n
i
r
u
d
d
e
s
U
.
h
g
i
H
e
v
i
t
c
A
.
e
l
b
a
n
E
s
s
a
p
y
B
.
n
o
i
t
a
r
e
p
o
l
a
m
r
o
n
r
o
f
d
n
u
o
r
g
o
t
e
i
T
.
L
L
P
e
h
t
n
i
O
C
V
e
h
t
s
s
a
p
y
b
N
D
S
L
C
E
P
I
1
1
e
b
o
t
t
u
p
n
i
L
C
E
P
K
0
1
d
e
d
n
e
-
e
l
g
n
i
s
A
.
w
o
L
e
v
i
t
c
A
.
t
c
e
t
e
D
l
a
n
g
i
S
f
o
s
s
o
l
a
e
t
a
c
i
d
n
i
o
t
e
l
u
d
o
m
r
e
v
i
e
c
e
r
l
a
c
i
t
p
o
l
a
n
r
e
t
x
e
e
h
t
y
b
n
e
v
i
r
d
e
h
t
n
o
a
t
a
d
e
h
t
,
e
v
i
t
c
a
n
i
s
i
N
D
S
n
e
h
W
.
r
e
w
o
p
l
a
c
i
t
p
o
d
e
v
i
e
c
e
r
a
o
t
d
e
c
r
o
f
y
ll
a
n
r
e
t
n
i
e
b
ll
i
w
s
n
i
p
)
N
/
P
I
T
A
D
R
E
S
(
n
I
a
t
a
D
l
a
i
r
e
S
K
L
C
F
E
R
e
h
t
o
t
k
c
o
l
o
t
d
e
c
r
o
f
e
b
ll
i
w
L
L
P
e
h
t
d
n
a
,
o
r
e
z
t
n
a
t
s
n
o
c
e
b
ll
i
w
s
n
i
p
N
/
P
I
T
A
D
R
E
S
e
h
t
n
o
a
t
a
d
,
e
v
i
t
c
a
s
i
N
D
S
n
e
h
W
.
s
t
u
p
n
i
.
y
ll
a
m
r
o
n
d
e
s
s
e
c
o
r
p
N
/
P
K
L
C
F
E
R
.
f
f
i
D
L
C
E
P
I
9
,
8
l
a
i
t
i
n
i
e
h
t
h
s
il
b
a
t
s
e
o
t
d
e
s
u
t
u
p
n
i
z
H
M
2
5
.
5
5
1
.
k
c
o
l
C
e
c
n
e
r
e
f
e
R
s
a
d
e
s
u
o
s
l
a
d
n
a
L
L
P
y
r
e
v
o
c
e
r
k
c
o
l
c
e
h
t
f
o
y
c
n
e
u
q
e
r
f
g
n
i
t
a
r
e
p
o
N
D
S
n
e
h
w
r
o
t
e
s
e
r
g
n
i
r
u
d
,
a
t
a
d
f
o
e
c
n
e
s
b
a
e
h
t
n
i
k
c
o
l
c
y
b
d
n
a
t
s
a
.
e
v
i
t
c
a
n
i
s
i
1
P
A
C
2
P
A
C
I
7
2
,
8
2
e
r
a
s
r
o
t
s
i
s
e
r
d
n
a
r
o
t
i
c
a
p
a
c
r
e
t
li
f
p
o
o
l
e
h
T
.
r
o
t
i
c
a
p
a
C
r
e
t
li
F
p
o
o
L
2
8
e
r
a
s
e
u
l
a
v
r
o
t
s
i
s
e
r
e
h
T
.
s
n
i
p
e
s
e
h
t
o
t
d
e
t
c
e
n
n
o
c
e
h
T
.
%
5
,
c
i
r
t
c
e
l
e
i
d
R
'
7
X
,
e
c
n
a
r
e
l
o
t
%
0
1
F
0
.
1
e
b
d
l
u
o
h
s
e
u
l
a
v
r
o
t
i
c
a
p
a
c
)
.
3
1
e
r
u
g
i
F
e
e
S
(
.
d
e
d
n
e
m
m
o
c
e
r
s
i
g
n
i
t
a
r
t
l
o
v
0
5
N
F
E
R
K
C
L
L
T
T
I
0
1
t
u
p
t
u
o
k
c
o
l
c
l
a
i
r
e
s
e
h
t
,
e
v
i
t
c
a
n
e
h
W
.
w
o
L
e
v
i
t
c
A
.
e
c
n
e
r
e
f
e
R
o
t
k
c
o
L
.
]
K
L
C
F
E
R
[
t
u
p
n
i
k
c
o
l
c
e
c
n
e
r
e
f
e
r
l
a
c
o
l
e
h
t
o
t
k
c
o
l
o
t
d
e
c
r
o
f
e
b
ll
i
w
N
/
P
O
T
A
D
R
E
S
L
M
C
O
8
1
,
9
1
g
n
i
m
o
c
n
i
e
h
t
f
o
n
o
i
s
r
e
v
d
e
y
a
l
e
d
e
h
t
s
i
l
a
n
g
i
s
s
i
h
T
.
t
u
O
a
t
a
D
l
a
i
r
e
S
l
a
i
r
e
S
f
o
e
g
d
e
g
n
i
l
l
a
f
e
h
t
n
o
d
e
t
a
d
p
u
)
I
T
A
D
R
E
S
(
m
a
e
r
t
s
a
t
a
d
.
)
O
K
L
C
R
E
S
(
t
u
O
k
c
o
l
C
N
/
P
O
K
L
C
R
E
S
L
M
C
O
2
2
,
3
2
t
u
O
a
t
a
D
l
a
i
r
e
S
h
t
i
w
d
e
n
g
il
a
e
s
a
h
p
s
i
l
a
n
g
i
s
s
i
h
T
.
t
u
O
k
c
o
l
C
l
a
i
r
e
S
)
.
7
e
r
u
g
i
F
e
e
S
(
.
)
N
/
P
O
T
A
D
R
E
S
(
T
E
D
K
C
O
L
L
T
T
O
6
1
l
a
n
r
e
t
n
i
e
h
t
n
e
h
w
h
g
i
H
t
e
S
.
r
o
t
a
c
i
d
n
i
y
r
e
v
o
c
e
r
k
c
o
l
C
.
t
c
e
t
e
D
k
c
o
L
.
m
a
e
r
t
s
a
t
a
d
g
n
i
m
o
c
n
i
e
h
t
o
t
n
o
d
e
k
c
o
l
s
a
h
y
r
e
v
o
c
e
r
k
c
o
l
c
.
t
u
p
t
u
o
s
u
o
n
o
r
h
c
n
y
s
a
n
a
s
i
T
E
D
K
C
O
L
C
C
V
A
V
5
+
9
2
,
2
.
y
l
p
p
u
s
r
e
w
o
p
g
o
l
a
n
A
E
E
V
A
,
4
,
3
0
3
,
1
2
.
n
o
i
t
c
e
n
n
o
c
D
N
G
g
o
l
a
n
A
C
C
V
,
4
1
,
2
1
5
2
.
y
l
p
p
u
S
r
e
w
o
P
E
E
V
,
5
1
,
3
1
6
2
.
k
n
i
s
t
a
e
h
d
e
s
o
p
x
e
o
t
d
e
t
c
e
n
n
o
c
n
o
i
t
c
e
n
n
o
c
d
n
u
o
r
G
C
N
,
7
1
,
7
,
1
,
4
2
2
3
,
1
3
.
n
o
i
t
c
e
n
n
o
c
o
N
Table 2. Pin Assignment and Descriptions
S3040B
SONET/SDH CLOCK RECOVERY UNIT
6
April 6, 2000 / Revision NC
1
2
3
4
5
6
7
8
11
12
13
14
15
30
29
28
27
26
25
24
23
22
21
20
19
18
17
S3040
(32 TQFP)
NC
SERCLKOP
SERCLKON
AVEE
BYPASS
SERDATOP
SERDATON
NC
9
10
SDN
VCC
VEE
VCC
VEE
LOCKDET
REFCLKN
LCKREFN
32
31
AVEE
AVCC
CAP1
CAP2
VEE
VCC
NC
NC
NC
AVCC
AVEE
AVEE
SERDATIP
SERDATIN
NC
REFCLKP
TOP VIEW
16
Figure 5. S3040 Pinout.
S3040B
SONET/SDH CLOCK RECOVERY UNIT
7
April 6, 2000 / Revision NC
Note: The S3040 package is equipped with an embedded conductive heatsink on the bottom (board side). Active circuitry and vias should not
appear in the area immediately under the package. This heatsink is electrically biased to the VEE potential of the S3040. For optimum thermal
management, a foil surface at ground (or VEE if other than ground) is recommended immediately under the package, and connected with
multiple vias to the internal plane(s) of similar potential. Thermally conductive epoxy or other conductive interposer can be used to establish a
good thermal dissipation path.
e
c
i
v
e
D
a
j
c
j
0
4
0
3
S
k
n
i
s
t
a
e
h
h
t
i
w
W
/
C
6
3
e
n
a
l
p
d
n
u
o
r
g
o
t
d
e
r
e
d
l
o
s
W
/
C
2
Thermal Management
Figure 6. 32 TQFP Package
TOP VIEW
BOTTOM VIEW
CONNECTED
TO VEE
S3040B
SONET/SDH CLOCK RECOVERY UNIT
8
April 6, 2000 / Revision NC
Table 3. Performance Specifications
s
r
e
t
e
m
a
r
a
P
n
i
M
p
y
T
x
a
M
s
t
i
n
U
s
n
o
i
t
i
d
n
o
C
O
C
V
l
a
n
i
m
o
N
y
c
n
e
u
q
e
r
F
r
e
t
n
e
C
5
.
2
%
2
1
z
H
G
O
C
V
h
t
i
w
r
e
t
t
i
J
t
u
p
t
u
O
a
t
a
D
K
L
C
F
E
R
o
t
d
e
k
c
o
l
8
4
-
S
T
S
k
l
C
.
f
e
R
z
H
M
2
5
.
5
5
1
1
0
.
0
)
s
m
r
(
I
U
e
v
i
t
c
a
N
D
S
,
r
e
t
t
ij
s
m
r
O
C
V
h
t
i
w
r
e
t
t
i
J
t
u
p
t
u
O
a
t
a
D
N
/
P
I
T
A
D
R
E
S
o
t
d
e
k
c
o
l
8
4
-
S
T
S
1
0
.
0
)
s
m
r
(
I
U
s
t
u
p
n
i
a
t
a
d
l
a
i
r
e
s
n
o
r
e
t
t
ij
o
n
h
t
i
W
y
c
n
e
u
q
e
r
F
k
c
o
l
C
e
c
n
e
r
e
f
e
R
e
c
n
a
r
e
l
o
T
0
0
1
-
0
0
1
+
m
p
p
e
g
n
a
R
e
r
u
t
p
a
C
e
g
n
a
R
k
c
o
L
e
m
i
T
e
r
u
t
p
a
C
0
0
2
%
2
1
2
3
m
p
p
c
e
s
e
c
n
e
r
e
f
e
r
d
e
x
i
f
o
t
t
s
e
p
s
e
r
h
t
i
W
y
c
n
e
u
q
e
r
f
e
m
i
T
k
c
o
L
n
o
i
t
i
s
i
u
q
c
A
6
1
c
e
s
%
0
2
f
o
y
t
i
s
n
e
d
n
o
i
t
i
s
n
a
r
t
m
u
m
i
n
i
M
d
n
a
p
u
d
e
r
e
w
o
p
y
d
a
e
r
l
a
e
c
i
v
e
d
h
t
i
W
.
k
l
c
.
f
e
r
d
il
a
v
k
c
o
l
C
e
c
n
e
r
e
f
e
R
e
l
c
y
C
y
t
u
D
t
u
p
n
I
%
0
3
%
0
7
I
U
f
o
%
ll
a
F
d
n
a
e
s
i
R
k
c
o
l
C
e
c
n
e
r
e
f
e
R
s
e
m
i
T
0
.
1
s
n
e
d
u
t
il
p
m
a
f
o
%
0
8
o
t
%
0
2
s
e
m
i
T
ll
a
F
&
e
s
i
R
t
u
p
t
u
O
L
M
C
0
0
1
0
5
1
s
p
0
5
,
%
0
8
o
t
%
0
2
,
d
a
o
l
p
a
c
F
p
1
h
c
i
h
w
t
a
e
c
n
e
r
e
f
f
i
d
y
c
n
e
u
q
e
r
F
d
e
r
a
l
c
e
d
s
i
k
c
o
l
f
o
t
u
o
d
e
d
i
v
i
d
e
h
t
o
t
d
e
r
a
p
m
o
c
K
L
C
F
E
R
(
)
k
c
o
l
c
O
C
V
n
w
o
d
0
4
3
0
0
6
2
3
7
m
p
p
h
c
i
h
w
t
a
e
c
n
e
r
e
f
f
i
d
y
c
n
e
u
q
e
r
F
k
c
o
l
n
i
d
e
r
a
l
c
e
d
s
i
L
L
P
e
v
i
e
c
e
r
d
e
d
i
v
i
d
e
h
t
o
t
d
e
r
a
p
m
o
c
K
L
C
F
E
R
(
)
k
c
o
l
c
O
C
V
n
w
o
d
4
4
2
0
0
3
6
6
3
m
p
p
t
U
S
P
O
K
L
C
R
E
S
.
t
.
r
.
w
e
m
i
t
p
u
t
e
S
0
0
1
s
p
t
H
P
O
K
L
C
R
E
S
.
t
.
r
.
w
e
m
i
t
d
l
o
H
0
0
1
s
p
S3040B
SONET/SDH CLOCK RECOVERY UNIT
9
April 6, 2000 / Revision NC
Table 4. Recommended Operating Conditions
Table 5. Absolute Maximum Ratings
Note: Setup and hold time is the time in pico seconds from the cross-over point of the reference signal to the cross-over point of
the output.
SERDATOP/N
SERCLKOP
tS
tH
50%
Duty Cycle MIN
Duty Cycle MAX
Figure 7. Receiver Output Timing Diagram
r
e
t
e
m
a
r
a
P
n
i
M
p
y
T
x
a
M
s
t
i
n
U
)
l
a
i
r
t
s
u
d
n
i
(
s
a
i
B
r
e
d
n
u
e
r
u
t
a
r
e
p
m
e
T
t
n
e
i
b
m
A
0
4
-
5
8
+
C
)
l
a
i
c
r
e
m
m
o
c
(
s
a
i
B
r
e
d
n
u
e
r
u
t
a
r
e
p
m
e
T
t
n
e
i
b
m
A
0
0
7
+
C
s
a
i
B
r
e
d
n
u
e
r
u
t
a
r
e
p
m
e
T
n
o
i
t
c
n
u
J
0
1
-
0
3
1
+
C
D
N
G
o
t
t
c
e
p
s
e
R
h
t
i
w
C
C
V
n
o
e
g
a
t
l
o
V
5
7
.
4
0
.
5
5
2
.
5
V
n
i
P
t
u
p
n
I
L
T
T
y
n
A
n
o
e
g
a
t
l
o
V
0
.
0
C
C
V
V
n
i
P
t
u
p
n
I
L
C
E
P
y
n
A
n
o
e
g
a
t
l
o
V
2
-
C
C
V
C
C
V
V
t
n
e
r
r
u
C
y
l
p
p
u
S
C
C
I
0
2
2
0
5
2
A
m
r
e
t
e
m
a
r
a
P
n
i
M
p
y
T
x
a
M
s
t
i
n
U
e
r
u
t
a
r
e
p
m
e
T
e
g
a
r
o
t
S
5
6
-
0
5
1
+
C
D
N
G
o
t
t
c
e
p
s
e
R
h
t
i
w
C
C
V
n
o
e
g
a
t
l
o
V
5
.
0
-
0
.
7
+
V
n
i
P
t
u
p
n
I
L
T
T
y
n
a
n
o
e
g
a
t
l
o
V
5
.
0
-
5
.
5
+
V
n
i
P
t
u
p
n
I
L
C
E
P
y
n
a
n
o
e
g
a
t
l
o
V
0
.
2
-
C
C
V
C
C
V
V
t
n
e
r
r
u
C
k
n
i
S
t
u
p
t
u
O
L
T
T
0
2
A
m
t
n
e
r
r
u
C
e
c
r
u
o
S
t
u
p
t
u
O
L
T
T
0
1
A
m
The S3040 is rated to the following ESD voltages based on the human body model:
1. All pins are rated at or above 1500 V except pin 5, pin 6, pin 27, and pin 28.
EDS Rating
S3040B
SONET/SDH CLOCK RECOVERY UNIT
10
April 6, 2000 / Revision NC
Table 7. TTL Input/Output DC Characteristics
1
Description
Parameter
Conditions
Min
Max
Units
VIL
2
VIH
2
IIL
IIH
II
IOS
VIK
VOL
VOH
Input Low Voltage
Input High Voltage
Input Low Current
Input High Current
Input High Current at Max VCC
Output Short Circuit Current
Input Clamp Diode Voltage
TTL Output Low Voltage
TTL Output High Voltage
Guaranteed Input Low Voltage for all inputs
VCC = MAX, VIN = 0.5 V
VCC = MAX, VIN = 2.7 V
VCC = MAX, VIN = 5.25 V
VCC = MAX, VOUT = 0.5 V
VCC = MIN, IIN = -18.0 mA
VCC = MIN, IOL = 4 mA
VCC = MIN, IOH = -1.0 mA
2.0
-1
-40
2.4
0.8
50.0
1.0
-5.0
0.5
Volts
Volts
mA
uA
mA
mA
Volts
Volts
-1.2
Volts
Guaranteed Input Low Voltage for all inputs
(T
A
= -40
C to +85
C, V
CC
= 5 V
5%)
(T
A
= -40
C to +85
C, V
CC
= 5 V
5%)
1.
These conditions will be met with no airflow.
2.
These input levels provide a zero-noise immunity and should only be tested in a static, noise-free environment.
Description
Parameter
Conditions
Min
Max
Units
Signal Name
VIL
2
Input Low Voltage
Guaranteed Input Low Voltage
for all single ended inputs
VCC -2.00
VCC -1.47
Volts
VIH
2
Input High Voltage
Guaranteed Input High Voltage
for all single ended inputs
VCC -1.18
VCC -0.80
Volts
VIL
2
Input Low Voltage
Guaranteed Input Low Voltage
for all Differential inputs
VCC -2.0
VCC -0.70
Volts
VIH
2
Input High Voltage
Guaranteed Input Low Voltage
for all Differential inputs
VCC -1.70
VCC -0.45
Volts
VOL
Output Low Voltage
100
Line to Line
VCC -1.4
VCC -0.5
Volts
IIL
Input Low Current
VCC = MAX, VIL = Vcc -2 V
0
450
uA
3.0
6.0
mA
SDN
SERDATIP/N
IIH
Input High Current
VCC = MAX, VIH = Vcc -0.80 V
VCC = MAX, VDiff = 0.5 V
100
500
uA
3.5
6.4
mA
SDN
SERDATIP/N
VOH
Output High Voltage
100
Line to Line
VCC -0.4
VCC
Volts
VID
2
Input Diff Voltage
Guaranteed Input Diff Voltage
for all Differential inputs
40
1000
mV
VCC = MAX, VDiff = 0.5 V
100
450
uA
REFCLKP
REFCLKN
VCC = MAX, VIL = Vcc -2 V
100
500
uA
REFCLKP
REFCLKN
VCC = MAX, VIH = Vcc -0.80 V
VOD
CML Output single-
ended Voltage Swing
100
Line to Line
280
600
mV
SERDATOP/N
SERCLKOP/N
VOD
CML Output Diff
Voltage Swing
100
Line to Line
560
1200
mV
SERDATOP/N
SERCLKOP/N
1.
These conditions will be met with no airflow.
2.
These input levels provide a zero-noise immunity and should only be tested in a static, noise-free environment.
Table 6. Serial Input/Output DC Characteristics
1
S3040B
SONET/SDH CLOCK RECOVERY UNIT
11
April 6, 2000 / Revision NC
Vcc -0.4 V
Vcc -0.4 V
+5 V
100
330
330
S3040
SERDATIP/N
+5 V
Zo=50
Zo=50
Vcc -0.4 V
Vcc -0.4 V
S3040
SERDATIP/N
+5 V
330
330
100
0.01
F
0.01
F
+5 V
Zo=50
Zo=50
Figure 8. +5 V Differential PECL Driver to S3040 Input Direct Coupled Termination
Figure 9. +5 V Differential PECL Driver to S3040 Input AC Coupled Termination
+5 V
S3040
SERDATOP/N
SERCLKOP/N
+3.3 V
S3042/44
SERDATIP/N
SERCLKIP/N
0.01
F
Vcc -0.65
0.01
F
100
Vcc -0.65
Zo=50
Zo=50
Figure 10. S3040 CML Output Driver to S3042/S3044 Terminations
S3040B
SONET/SDH CLOCK RECOVERY UNIT
12
April 6, 2000 / Revision NC
Figure 11. +3.3 V Single Ended LVPECL Driver to S3040 Reference Clock
Input AC Coupled Termination
Figure 12. +5 V Differential PECL Driver to S3040 Reference Clock
Input AC Coupled Termination
Vcc -1.3 V
Vcc -1.3 V
S3040
REFCLKP/N
+3.3 V
51
150
0.01
F
0.01
F
+5 V
S3043
155MCK
Zo=50
CAP1
82
1.0
F
CAP2
82
S3040
Figure 13. Loop Filter Capacitor Connections
Vcc -1.3 V
Vcc -1.3 V
S3040
REFCLKP/N
+5 V
100
330
330
0.01
F
0.01
F
+5 V
155.52 MHz
OSCILLATOR
Zo=50
Zo=50
S3040B
SONET/SDH CLOCK RECOVERY UNIT
13
April 6, 2000 / Revision NC
AMCC is a registered trademark of Applied Micro Circuits Corporation.
Copyright 2000 Applied Micro Circuits Corporation
AMCC reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and
advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied
on is current.
AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it
convey any license under its patent rights nor the rights of others.
AMCC reserves the right to ship devices of higher grade in place of those of lower grade.
AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR
USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.
Applied Micro Circuits Corporation 6290 Sequence Dr., San Diego, CA 92121
Phone: (858) 450-9333 (800)755-2622 Fax: (858) 450-9885
http://www.amcc.com
PREFIX
DEVICE
PACKAGE
S-commercial/
3040
B 32 TQFP
Industrial
Ordering Information
X
XXXX
X
C
E
R T I F I E
D
IS
O 9001
PDF 
ZIP