ON222 is an OR
/
NAND circuit providing the logical function Q = NOT [ (A+B).(C+D).(E+F) ].
Truth Table
ON222
A
B
Q
C
D
E
F
Capacitance
A
B
C
D
E
F
Q
Ci (pF)
L
L
X
X
X
X
H
A
0.053
X
X
L
L
X
X
H
B
0.060
X
X
X
X
L
L
H
C
0.054
X
H
X
H
X
H
L
D
0.061
X
H
X
H
H
X
L
E
0.061
X
H
H
X
X
H
L
F
0.066
X
H
H
X
H
X
L
H
X
X
H
X
H
L
H
X
X
H
H
X
L
H
X
H
X
X
H
L
H
X
H
X
H
X
L
Area
Power
0.95 mils
2
3.06 W
/
MHz
Delay [ns] = tpd.. = f(SL, L)
with SL = Input Slope [ns] ; L = Output Load [pF]
Output Slope [ns] = op_sl.. = f(L)
with L = Output Load [pF]
AC Characteristics : Tj = 25C VDD = 3.3V Typical Process
AC Characteristics
Characteristics
Symbol
SL = 0.1
SL = 2.0
L = 0.1
L = 0.7
L = 1.0
L = 0.1
L = 0.7
L = 1.0
Delay A to Q
tpdar
0.72
2.08
2.67
0.87
2.12
2.79
tpdaf
0.46
1.39
1.77
0.47
1.32
1.76
Delay B to Q
tpdbr
0.69
1.99
2.69
0.95
2.18
2.81
tpdbf
0.42
1.35
1.73
0.42
1.26
1.69
Delay C to Q
tpdcr
0.60
1.97
2.55
0.77
1.99
2.65
tpdcf
0.44
1.34
1.74
0.52
1.36
1.79
Delay D to Q
tpddr
0.58
1.86
2.61
0.85
2.04
2.67
tpddf
0.40
1.31
1.71
0.48
1.33
1.76
Delay E to Q
tpder
0.50
1.84
2.44
0.65
1.89
2.53
tpdef
0.39
1.28
1.68
0.56
1.39
1.81
Delay F to Q
tpdfr
0.44
1.75
2.48
0.74
1.92
2.57
tpdff
0.36
1.27
1.64
0.50
1.33
1.76
Sept. 1996
- 320 -
Rev. N/C
Austria Mikro S ysteme International
R
0.6 m CMOS
CUB
ON222
PDF 
ZIP