ChipFind - документация

Электронный компонент: ASM8412CB

Скачать:  PDF   ZIP
A
PLUS MAKE YOUR PRODUCTION A-PLUS
A
SM8412CB
DATA SHEET



A
PLUS INTEGRATED CIRCUITS INC.
Address:
3 F-10, No. 32, Sec. 1, Chenggung Rd., Taipei,
Taiwan 115, R.O.C.
(115) 32 3 10.
TEL: 886-2-2782-9266
FAX: 886-2-2782-9255
WEBSITE :
http: //www.aplusinc.com.tw

Sales E-mail: Mr. Jason
sales@aplusinc.com.tw

Technology E-mail: Mr. George
service@aplusinc.com.tw
Rev 1.0
1
ASM8412CB
VERY LOW-COST VOICE SYNTHESIZER WITH 4-BIT MICROPROCESSOR
1.0 General Description
The
ASM8412CB is very low cost voice synthesizer with 4-bit microprocessor. It has various
features including 4-bit ALU, ROM, RAM, I/O ports, timers, clock generator, watchdog
timer(WDT), voice synthesizer, etc. It consists of 22 instructions in the device. With CMOS
technology and halt function can minimize power dissipation. Its architecture is similar to RISC,
with two stages of instruction pipeline. It allows all instructions to be executed in a single cycle,
except for program branches and data table read instructions (which need two instruction cycles).
1.1 Feature
Single power supply can operate from 2.4V through 5V
Internal Program ROM: 4K x 10-bit
1 sets of 18-bit DPR can access up to 256K x 10 bits data memory space
Data Registers:
96 x 4-bit data RAM (00-1Fh plus 40h-7Fh)
Unbanked special function registers (SFR) range: 20h-3Fh
I/O Ports:
PRA: 4-bit I/O Port A (2Bh)
PRB: 4-bit Output Port B (2Dh)
PRC: 4-bit Input Port C (2Fh)
On-chip clock generator:
Resistive Clock Drive(RM)
Timer: 1
Timer0: a 9-bit auto-reload timer/counter
Stack: 2-level subroutine nesting
HALT and Release from HALT function to reduce power consumption
Watch Dog Timer (WDT)
Instruction: 1-cycle instruction except for table read and program branches which are 2-cycles
Number of instruction: 22
The Voice function can be implemented by microprocessor instruction
One 8-bit COUT output for ASM8412CB
ASM8412CB
Rev 1.0
2
FIGURE 1.1 : Block Diagram of
ASM8412CB
COUT
OSC
VDD/GND
ROM
1
PC[11:0]
ROM Latch
Instruction
Latch
Instruction
Decoder
0
PCH(8)
PCL(4)
PCLATCH(8)
DPR3,2,1
Program
DLATCH(10)
Clock Generator
Power on Reset
Test select
P1,P2,P3,P4
enter test mode
Timer0(9)
Reset Chip
Stack(12)
Data Bus[3:0]
Instruction Bus [9:0]
ROM_ADDR[17:0]
ROM_Data[9:0]
Data Bus[3:0]
Control Signal
ADDR[17:0]
=0000b
(ADDR[17:12])
PRASL(4)
weak or strong
pull-low for PRA,
(Data)
In
str
u
cti
o
n
Bu
s
[
9
:
0
]
Instruction Bus [9:0]
( Voice synthesizer )
One-Channel
SRAM
(96 x 4)
40h-7Fh
(2-Level)
ALU(4)
Register(4)
Accumlator(4)
Immediate(4)
DPR[17:0]
RESET pin
Reset Chip
PR
A
0
00h-1Fh
PRA(4)
PRB(4)
PRC(4)
PRB, PRC
COUT
ASM8412CB
Rev 1.0
3
FIGURE 1.2 : External ROM Map of
ASM8412CB
Data RO
M
12bit x 2 STACK
Reset Vector
3FFFFh(256Kx10-bits)
00FFFh(4K)
00000h-00FFFh
Pro
g
r
a
m

and data ROM
18-bit Data Pointer
PC[11:0]
00000h-3FFFFh
Reserved for Testing
00080h-003FFh
00400h
00000h
00080h
ASM8412CB
Rev 1.0
4
1.2 Pin-Out
ASM8412CB Pin-Out
PRC1
I
STI
Std./O.D.
Input port with programmable strong pull-low or weak pull-low or fix-
input-floating capability
PRC0/RESET
I
STI
Std./O.D.
Input port with programmable strong pull-low or weak pull-low or fix-
input-floating capability
Mask option selected as an external RESET pin with weak pull-low
capability
PRA3-1
I/O
STI
Std./O.D.
I/O port with programmable strong pull-low or weak pull-low or fix-input-
floating capability
Output type with standard or Open-Drain output
PRA0/RESET
I/O
STI
Std./O.D.
I/O port with programmable strong pull-low or weak pull-low or fix-input-
floating capability
Output type with standard or Open-Drain output
Mask option selected as an external RESET pin with weak pull-low
capability
OSC
I
-
RM mode Oscillator input
VDD1
I
-
First Power supply during operation
COUT
O
-
Current Output of Audio
GND1
I
-
First Circuit Ground Potential
GND2
I
-
Second Circuit Ground Potential
TEST
O
-
Enter Test Mode. ( TEST = High )
VDD2
I
-
Second Power supply during operation
PRB0-3
O
Std./O.D. Output type with standard or Open-Drain output
PRC2-3
I
STI
Std./O.D.
Input port with programmable strong pull-low or weak pull-low or fix-
input-floating capability
1.3 Application circuit
ASM8412CB