ChipFind - документация

Электронный компонент: U2793B-NFSH

Скачать:  PDF   ZIP
Rev. 4651CCELL07/04
Features
Supply Voltage: 5 V
Low Power Consumption: 15 mA/5 V
Output Level and Spurious Products Adjustable (Optional)
Excellent Sideband Suppression by Means of Duty Cycle Regeneration
of the LO Input Signal
Phase-control Loop for Precise 90 Phase Shifting
Power-down Mode
Low LO Input Level: -15 dBm
50-
Single-ended LO and RF Port
LO Frequency Range of 30 MHz to 300 MHz
Benefits
Low Current Consumption
Few External Components Result in Cost and Board Space Saving
Adjustment Free Hence Saves Time
Electrostatic sensitive device.
Observe precautions for handling.
Description
The IC U2793B is a 300-MHz quadrature modulator that uses Atmel`s advanced UHF
process. It features low current consumption, single-ended RF ports and adjustment-
free application, which makes the device suitable for all digital radio systems, e.g.,
GSM, PCN, JDC and WLAN. As an option, output level and spurious products are
adjustable at pins 19 and 20. In conjunction with Atmel's U2795B mixer, an up-con-
verter up to 2 GHz can be realized.
Figure 1. Block Diagram
Frequency
doubler
Duty cycle
regenerator
0
90
90 control
loop
Power
up
1
8
6,7
13
V
S
V
Ref
4
2
5
3,16,17,18
GND
10
14
15
19
20
11
12
9
BB
Ai
BB
Ai
LO
i
BB
Bi
BB
Bi
S
PD
PU
RF
o
AC
GND
LP1
LP2
LO
i
AC
GND
300-MHz
Quadrature
Modulator
U2793B
2
U2793B
4651CCELL07/04
Pin Configuration
Figure 2. Pinning SSO20
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
GND
PU
17
18
19
20
GND
SPU
BBBI
VREF
GND
GND
LP1
LP2
VS
RFO
U2793B
ACGND
LOI
LOI
ACGND
VS
BBAI
BBBI
BBAI
3
U2793B
4651CCELL07/04
Pin Description
Pin
Symbol
Function
1
PU
Power-up input
2
ACGND
AC ground
3
GND
Ground
4
RFO
RF output
5
ACGND
AC ground
6
VS
Supply voltage
7
VS
Supply voltage
8
SPU
Settling time power-up
9
BBAI
Baseband input A
10
BBAI
Baseband input A inverse
11
BBBI
Baseband input B
12
BBBI
Baseband input B inverse
13
VREF
Reference voltage (2.5 V)
14
LOI
Input LO
15
LOI
Input LO inverse, typically grounded
16
GND
Ground
17
GND
Ground
18
GND
Ground
19
LP2
Output low pass and power control
20
LP1
Output low pass and power control
4
U2793B
4651CCELL07/04
Absolute Maximum Ratings
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Parameters
Symbol
Value
Unit
Supply voltage
V
S
6
V
Input voltage
V
i
0 to V
S
V
Junction temperature
T
j
125
C
Storage temperature range
T
Stg
-40 to +125
C
Thermal Resistance
Parameters
Symbol
Value
Unit
Junction ambient SSO20
R
thJA
140
K/W
Operating Range
Parameters
Symbol
Value
Unit
Supply voltage
V
S
4.5 to 5.5
V
Ambient temperature range
T
amb
-40 to +85
C
Electrical Characteristics
Test conditions (unless otherwise specified); V
S
= 5 V, T
amb
= 25C, referred to test circuit.
System impedance Zo = 50
, f
LO
=150 MHz, P
LO
= -15 dBm, V
BBi
= 1.0 V
pp
, differential
No.
Parameters
Test Conditions
Pin
Symbol
Min.
Typ.
Max.
Unit
Type*
1.1
Supply voltage range
6, 7
V
S
4.5
5
5.5
V
A
1.2
Supply current
6, 7
I
S
15
mA
A
2
Baseband Inputs, Pin 9-10, 11-12
2.1
Input-voltage range
(differential)
V
BBi
1000
1500
mVpp
D
2.2
Input impedance
Z
BBi
30
k
D
2.3
Input-frequency range
f
BBi
0
50
MHz
D
3
LO Input, Pins 14 and 15
3.1
Frequency range
f
LOi
30
300
MHz
D
3.2
Input level
(1)
P
LOi
-15
-5
dBm
D
3.3
Input impedance
Z
iLO
(2)
D
3.4
Voltage standing wave ratio
VSWR
LO
3.5
D
3.5
Duty-cycle range
DCR
LO
0.4
0.6
D
Notes:
1. Required LO level is a function of the LO frequency.
2. The LO input impedance is consisting of a 50
resistor in series with a 15 pF capacitor.
3. With the pins 19 and 20 spurious performance especially for low frequency application can be improved by adding a chip
capacitor between LP1 and LP2. In conjunction with a parallel resistor the output level can be adjusted to the following
mixer stage without degration of LO suppression and noise performance which would decrease if the I/Q input level is
reduced
4. For T
amb
= -40C to +85C and V
S
= 4.5 V to 5.5 V
5
U2793B
4651CCELL07/04
4
RF Output, Pin 4
4.1
Output level
f
LO
= 150 MHz,
V
BBi
= 1 V
pp
, differential
f
LO
= 50 MHz,
V
BBi
= 0.3 V
pp
, differential
P
RFo
- 3
-1
0
+2
dBm
A/B
4.2
LO suppression
P
LO
= -20 dBM
LO
RFO
32
45
dB
A
4.3
Voltage standing wave ratio
VSWR
RF
1.4
2
D
4.4
Sideband suppression
(3)
SBS
RFo
35
45
dB
A
4.5
Phase error
(4)
Pe
< 1
deg
D
4.6
Amplitude error
Ae
< 0.25
dB
D
4.7
Noise floor
V
BBi
= 2 V, V
BBi
= 3 V
V
BBi
= V
BBi
= 2.5 V
N
FL
-137
-143
dBm/Hz
D
5
Power-up Mode
5.1
Supply current
V
PU
0.5 V, pins 6, 7
V
PU
= 1 V
I
PU
10
1
A
D
5.2
Settling time
Pins 1 to 4, C
SPU
= 100 pF
C
LO =
100 pF, C
RFo
= 1 nF
t
SPU
10
s
D
6
Switching Voltage, Pin 1
6.1
Power on
V
PUON
4
V
D
7
Reference Voltage, Pin 13
7.1
Voltage range
V
Ref
2.375
2.5
2.625
V
A
7.2
Output impedance
Zo
Ref
30
D
Electrical Characteristics (Continued)
Test conditions (unless otherwise specified); V
S
= 5 V, T
amb
= 25C, referred to test circuit.
System impedance Zo = 50
, f
LO
=150 MHz, P
LO
= -15 dBm, V
BBi
= 1.0 V
pp
, differential (Continued)
No.
Parameters
Test Conditions
Pin
Symbol
Min.
Typ.
Max.
Unit
Type*
Notes:
1. Required LO level is a function of the LO frequency.
2. The LO input impedance is consisting of a 50
resistor in series with a 15 pF capacitor.
3. With the pins 19 and 20 spurious performance especially for low frequency application can be improved by adding a chip
capacitor between LP1 and LP2. In conjunction with a parallel resistor the output level can be adjusted to the following
mixer stage without degration of LO suppression and noise performance which would decrease if the I/Q input level is
reduced
4. For T
amb
= -40C to +85C and V
S
= 4.5 V to 5.5 V