ChipFind - документация

Электронный компонент: 100391

Скачать:  PDF   ZIP
2000 Fairchild Semiconductor Corporation
DS010939
www.fairchildsemi.com
July 1992
Revised August 2000
1
00391 Low
Power Singl
e S
u
pply Hex
T
TL-t
o
-PECL T
r
ansl
at
or
100391
Low Power Single Supply Hex TTL-to-PECL Translator
General Description
The 100391 is a hex translator for converting TTL logic lev-
els to F100K PECL logic levels. The unique feature of this
translator, is the ability to do this translation using only one
+
5V supply. The differential outputs allow each circuit to be
used as an inverting/non-inverting translator, or as a differ-
ential line driver. A common enable (E), when LOW, holds
all inverting outputs HIGH and all non-inverting inputs
LOW.
The 100391 is ideal for those mixed PECL/TTL applica-
tions which only have
+
5V supply available. When used in
the differential mode, the 100391, due to its high common
mode rejection, overcomes voltage gradients between the
TTL and PECL ground systems.
Features
s
Operates from a single
+
5V supply
s
Differential PECL outputs
s
2000V ESD protection
s
Companion chip to 100390 hex PECL-to-TTL translator
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Connection Diagrams
24-Pin DIP and SOIC
28-Pin PLCC
Pin Descriptions
Order Number
Package Number
Package Description
100391SC
M24B
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100391PC
N24E
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100391QC
V28A
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100391QI
V28A
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Industrial Temperature Range (
-
40
C to
+
85
C)
Pin Names
Description
D
0
- D
5
Data Inputs (TTL)
Q
0
- Q
5
Data Outputs (PECL)
Q
0
- Q
5
Inverting Data Outputs (PECL)
E
Enable Input (TTL)
www.fairchildsemi.com
2
100391
Logic Symbol
Truth Table
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
Logic Diagram
Inputs
Outputs
D
n
E
Q
n
Q
n
H
H
H
L
L
H
L
H
H
L
L
H
L
L
L
H
3
www.fairchildsemi.com
1
00391
Absolute Maximum Ratings
(Note 1)
Recommended Operating
Conditions
Note 1: The "Absolute Maximum Ratings" are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum rating.
The "Recommended Operating Conditions" table will define the conditions
for actual device operation.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.
Note 3: ESD testing conforms to MIL-STD-883, Method 3015.
Commercial Version
TTL-to-PECL DC Electrical Characteristics
(Note 4)
V
CC
=
+
5.0V
10%, GND
=
0V, T
C
=
0
C to
+
85
C
Note 4: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional
noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are cho-
sen to guarantee operation under "worst case" conditions.
PDIP AC Electrical Characteristics
V
CC
=
5.0V
10%
Storage Temperature (T
STG
)
-
65
C to
+
150
C
Maximum Junction Temperature (T
J
)
+
150
C
Pin Potential to Ground Pin (V
CC
)
-
0.5V to
+
7.0V
PECL Output Current
(DC Output HIGH)
-
50 mA
TTL Input Voltage (Note 2)
-
0.5V to
+
7.0V
TTL Input Current (Note 2)
-
30 mA to
+
5.0 mA
ESD (Last Passing Voltage)
(Note 3)
2000V
Case Temperature (T
C
)
Industrial
-
40
C to
+
85
C
Commercial
0
C to
+
85
C
Supply Voltage (V
CC
)
4.5V to 5.5V
Symbol
Parameter
Min
Typ
Max
Units
Conditions
V
OH
Output HIGH Voltage
V
CC
-
1025
V
CC
-
955
V
CC
-
870
mV
V
IN
=
V
IH(max)
or V
IL (min)
V
OL
Output LOW Voltage
V
CC
-
1890 V
CC
-
1705 V
CC
-
1620
mV
Loading with 50
to V
CC
-
2V
V
OHC
Output HIGH Voltage
V
CC
-
1035
mV
Corner Point High
V
IN
=
V
IH(min)
or V
IL (max)
V
OLC
Output LOW Voltage
V
CC
-
1610
mV
Loading with 50
to V
CC
-
2V
Corner Point Low
V
IH
Input HIGH Voltage
2.0
5.0
V
Over V
TTL
, V
EE
, T
C
Range
V
IL
Input LOW Voltage
0
0.8
V
Over V
TTL
, V
EE
, T
C
Range
I
IH
Input LOW Current
10
A
V
IN
=
+
2.7V
Breakdown Test
20
A
V
IN
=
+
5.5V
I
IL
Input LOW Current
mA
V
IN
=
+
0.5V
Dn
-
0.8
E
-
4.2
V
FCD
Input Clamp
-
1.2
V
I
IN
=
-
18 mA
Diode Voltage
I
CC
V
CC
Supply Current
32
69
mA
Inputs OPEN
Symbol
Parameter
T
C
=
0
C
T
C
=
+
25
C
T
C
=
+
85
C
Units
Conditions
Min
Max
Min
Max
Min
Max
t
PLH
Propagation Delay
0.30
1.40
0.35
1.30
0.40
1.30
ns
Figures 1, 2
t
PHL
Data to Output
t
PLH
Propagation Delay
0.40
1.50
0.45
1.40
0.50
1.40
ns
Figures 1, 2
t
PHL
Enable to Output
t
TLH
Transition Time
0.35
1.70
0.35
1.70
0.35
1.70
ns
Figures 1, 2
t
THL
20% to 80%, 80% to 20%
www.fairchildsemi.com
4
100391
Commercial Version
(Continued)
SOIC and PLCC AC Electrical Characteristics
V
CC
=
5.0V
10%
Note 5: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same pack-
aged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
), or in opposite
directions both HL and LH (t
OST
). Parameters t
OST
and t
PS
guaranteed by design.
Symbol
Parameter
T
C
=
0
C
T
C
=
+
25
C
T
C
=
+
85
C
Units
Conditions
Min
Max
Min
Max
Min
Max
t
PLH
Propagation Delay
0.30
1.40
0.35
1.30
0.40
1.30
ns
Figures 1, 2
t
PHL
Data to Output
t
PLH
Propagation Delay
0.40
1.50
0.45
1.40
0.50
1.40
ns
t
PHL
Enable to Output
t
TLH
Transition Time
0.35
1.70
0.35
1.70
0.35
1.70
ns
t
THL
20% to 80%, 80% to 20%
t
OSHL
Maximum Skew Common Edge
750
750
750
ps
PLCC Only
(Note 5)
Output-to-Output Variation
Data to Output Path
t
OSLH
Maximum Skew Common Edge
700
700
700
ps
PLCC Only
(Note 5)
Output-to-Output Variation
Data to Output Path
t
OST
Maximum Skew Opposite Edge
450
450
450
ps
PLCC Only
(Note 5)
Output-to-Output Variation
Data to Output Path
t
PS
Maximum Skew
525
525
525
ps
PLCC Only
(Note 5)
Pin (Signal) Transition Variation
Data to Output Path
5
www.fairchildsemi.com
1
00391
Industrial Version
PLCC DC Electrical Characteristics
(Note 6)
V
CC
=
+
5.0V
10%, GND
=
0V
Note 6: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional
noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are cho-
sen to guarantee operation under "worst case" conditions.
PLCC AC Electrical Characteristics
V
CC
=
+
5.0V
10%, GND
=
0V
Symbol
Parameter
T
C
=
-
40
C
T
C
=
0
C to
+
85
C
Units
Conditions
Min
Max
Min
Max
V
OH
Output HIGH Voltage
V
CC
-
1085
V
CC
-
870
V
CC
-
1025
V
CC
-
870
mV
V
IN
=
V
IH(max)
or V
IL (min)
V
OL
Output LOW Voltage
V
CC
-
1830 V
CC
-
1575 V
CC
-
1830 V
CC
-
1620
mV
Loading with 50
to V
CC
-
2V
V
OHC
Output HIGH Voltage
V
CC
-
1095
V
CC
-
1035
mV
V
IN
=
V
IH(min)
or V
IL(max)
Loading with 50
to V
CC
-
2V
V
OLC
Output LOW Voltage
V
CC
-
1565
V
CC
-
1610
mV
V
IH
Input HIGH Voltage
2.0
5.0
2.0
5.0
V
V
IL
Input LOW Voltage
0
0.8
0
0.8
V
V
IH
Input HIGH Current
10
10
A
V
IN
=
+
2.7V
Breakdown Test
20
20
A
V
IN
=
+
5.5V
I
IL
Input LOW Current
mV
V
IN
=
+
0.5V
D
n
-
0.8
-
0.8
E
-
4.2
-
4.2
V
FCD
Input Clamp
-
1.2
-
1.2
V
I
IN
=
-
18 mA
Diode Voltage
I
CC
V
CC
Supply Current
29
69
29
69
mA
Inputs OPEN
Symbol
Parameter
T
C
=
-
40
C
T
C
=
+
25
C
T
C
=
+
85
C
Units
Conditions
Min
Max
Min
Max
Min
Max
t
PLH
Propagation Delay
0.20
1.50
0.35
1.30
0.40
1.30
ns
Figures 1, 2
t
PHL
Data to Output
t
PLH
Propagation Delay
0.35
1.60
0.45
1.40
0.50
1.40
ns
t
PHL
Enable to Output
t
TLH
Transition Time
0.35
1.70
0.35
1.70
0.35
1.70
ns
t
THL
20% to 80%, 80% to 20%