ChipFind - документация

Электронный компонент: DM74ALS580A

Скачать:  PDF   ZIP
2000 Fairchild Semiconductor Corporation
DS006229
www.fairchildsemi.com
April 1984
Revised February 2000
DM74ALS580A
Octal
D-
T
ype T
r
anspar
ent
Lat
ch wi
th
3-ST
A
T
E Out
puts
DM74ALS580A
Octal D-Type Transparent Latch with 3-STATE Outputs
General Description
These 8-bit registers feature totem-pole 3-STATE outputs
designed specifically for driving highly-capacitive or rela-
tively low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these registers with
the capability of being connected directly to and driving the
bus lines in a bus-organized system without need for inter-
face or pull-up components. They are particularly attractive
for implementing buffer registers, I/O ports, bidirectional
bus drivers, and working registers.
The eight inverting latches of the DM74ALS580A are trans-
parent D-type latches. While the enable (G) is HIGH the Q
outputs will follow the complement of the data (D) inputs.
When the enable is taken LOW the output will be latched at
the complement of the level of the data that was set up.
A buffered output control input can be used to place the
eight outputs in either a normal logic state (HIGH or LOW
logic levels) or a high-impedance state. In the high-imped-
ance state the outputs neither load nor drive the bus lines
significantly.
The output control does not affect the internal operation of
the latches. That is, the old data can be retained or new
data can be entered even while the outputs are OFF.
Features
s
Switching specifications at 50 pF
s
Switching specifications guaranteed over full tempera-
ture and V
CC
range
s
Advanced oxide-isolated, ion-implanted Schottky TTL
process
s
3-STATE buffer-type outputs drive bus lines directly
Ordering Code:
Devises also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Connection Diagram
Order Number
Package Number
Package Description
DM74ALS580AWM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS580AN
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
www.fairchildsemi.com
2
DM
74ALS58
0A
Function Table
L
=
LOW State
H
=
HIGH State
X
=
Don't Care
Z
=
High Impedance State
Q
0
=
Previous Condition of Q
Logic Diagram
Output
Enable
D
Output
Control
G
Q
L
H
H
L
L
H
L
H
L
L
X
Q
0
H
X
X
Z
3
www.fairchildsemi.com
DM74ALS580A
Absolute Maximum Ratings
(Note 1)
Note 1: The "Absolute Maximum Ratings" are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The "Recommended Operating Conditions" table will define the conditions
for actual device operation.
Recommended Operating Conditions
Note 2: The (
) arrow indicates the negative edge of the enable is used for reference.
Electrical Characteristics
over recommended operating free air temperature range. All typical values are measured at V
CC
=
5V, T
A
=
25
C.
Supply Voltage
7V
Input Voltage
7V
Voltage Applied to Disabled Output
5.5V
Operating Free Air Temperature Range
0
C to
+
70
C
Storage Temperature Range
-
65
C to
+
150
C
Typical
JA
N Package
56.0
C/W
M Package
75.0
C/W
Symbol
Parameter
Min
Nom
Max
Units
V
CC
Supply Voltage
4.5
5
5.5
V
V
IH
HIGH Level Input Voltage
2
V
V
IL
LOW Level Input Voltage
0.8
V
I
OH
HIGH Level Output Current
-
2.6
mA
I
OL
LOW Level Output Current
24
mA
t
W
Width of Enable Pulse, HIGH or LOW
15
ns
t
SU
Data Setup Time (Note 2)
10
ns
t
H
Data Hold Time (Note 2)
10
ns
T
A
Free Air Operating Temperature
0
70
C
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V
IK
Input Clamp Voltage
V
CC
=
4.5V, I
I
=
-
18 mA
-
1.2
V
V
OH
HIGH Level
V
CC
=
4.5V
I
OH
=
Max
2.4
3.2
V
Output Voltage
V
IL
=
V
IL
Max
V
CC
=
4.5V to 5.5V
I
OH
=
-
400
A
V
CC
-
2
V
V
OL
LOW
Level V
CC
=
4.5V
I
OL
=
12 mA
0.25
0.4
V
Output Voltage
V
IH
=
2V
I
OL
=
24 mA
0.35
0.5
V
I
I
Input Current @ Maximum
V
CC
=
5.5V, V
IH
=
7V
0.1
mA
Input Voltage
I
IH
HIGH Level Input Current
V
CC
=
5.5V, V
IH
=
2.7V
20
A
I
IL
LOW Level Input Current
V
CC
=
5.5V, V
IL
=
0.4V
-
0.1
mA
I
O
Output Drive Current
V
CC
=
5.5V, V
O
=
2.25V
-
30
-
112
mA
I
OZH
OFF-State Output Current
V
CC
=
5.5V, V
IH
=
2V
20
A
HIGH Level Voltage Applied
V
O
=
2.7V
I
OZL
OFF-State Output Current
V
CC
=
5.5V, V
IH
=
2V
-
20
A
LOW Level Voltage Applied
V
O
=
0.4V
I
CC
Supply Current
V
CC
=
5.5V
Output HIGH
10
17
mA
Outputs OPEN
Output LOW
16
26
mA
Outputs Disabled
17
29
mA
www.fairchildsemi.com
4
DM
74ALS58
0A
Switching Characteristics
over recommended operating free air temperature range
Symbol
Parameter
Conditions
From To
Min
Max
Units
t
PLH
Propagation Delay Time
V
CC
=
4.5V to 5.5V
Data
Any Q
3
18
ns
LOW-to-HIGH Level Output
R
L
=
500
t
PHL
Propagation Delay Time
C
L
=
50 pF
Data
Any Q
3
14
ns
HIGH-to-LOW Level Output
t
PLH
Propagation Delay Time
Enable
Any Q
8
22
ns
LOW-to-HIGH Level Output
t
PHL
Propagation Delay Time
Enable
Any Q
8
21
ns
HIGH-to-LOW Level Output
t
PZH
Output Enable Time
Output
Any Q
4
18
ns
to HIGH Level Output
Control
t
PZL
Output Enable Time
Output
Any Q
4
18
ns
to LOW Level Output
Control
t
PHZ
Output Disable Time
Output
Any Q
2
10
ns
from HIGH Level Output
Control
t
PLZ
Output Disable Time
Output
Any Q
3
15
ns
from LOW Level Output
Control
5
www.fairchildsemi.com
DM74ALS580A
Physical Dimensions
inches (millimeters) unless otherwise noted
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M20B