ChipFind - документация

Электронный компонент: FAN8037

Скачать:  PDF   ZIP
2000 Fairchild Semiconductor International
www.fairchildsemi.com
Rev. .1.0.2
May. 2000.
1
Features
4-CH balanced transformerless (BTL) driver
3-CH (forward - reverse) control DC motor driver
Operating supply voltage (4.5 V ~ 13.2 V)
Built-in thermal shut down circuit (TSD)
Built-in all channel mute circuit
Built-in power save mode circuit
Built-in stand by mode circuit
Built-in variable regulator
Description
The FAN8037 is a monolithic integrated circuit suitable for
a 7-ch motor driver which drives the tracking actuator, focus
actuator, sled motor, tray motor, changer motor, panel motor
and, spindle motor of the CDP/CAR-CD systems.
48-QFPH-1414
FAN8037 (KA3037)
7-CH Motor Driver
Target Application
Compact disk player (Tray, Changer)
Video compact disk player (Tray, Changer)
Car compact disk player (Tray, Changer)
Mixing with compact disk player and mini disk player
(Tray, Changer, Panel)
Ordering Information
Device
Package
Operating Temp.
FAN8037
48-QFPH-1414
-
35
C ~ +85
C
FAN8037 (KA3037)
2
Pin Assignments
1
2
3
4
5
6
7
8
9
27
26
25
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
30
29
28
33
32
31
36
35
34
FAN8037
IN2.1
IN2
.2
OUT2
IN3.1
IN3
.2
OUT3
IN4.1
IN4
.2
OUT4
CTL1
FWD1
REV1
10
11
12
DO2
-
PGND1
DO3+
DO3
-
DO4+
DO4
-
DO5+
DO5
-
PGND2
DO6+
DO6
-
DO7+
OUT1
IN
1
.2
IN
1
.
1
SV
C
C
VR
E
F
R
ESX
RE
G
X
R
E
GOX
P
V
CC1
DO
1
+
DO
1
-
DO
2
+
CT
L2
FW
D2
REV2
SGND
FW
D3
REV3
CT
L3
SB
PS
MUTE
PVCC2
DO7
-
FAN8037 (KA3037)
3
Pin Definitions
Pin Number
Pin Name
I/O
Pin Function Descrition
1
IN2.1
I
CH2 op-amp input (+)
2
IN2
.2
I
CH2 op-amp input (
-
)
3
OUT2
O
CH2 op-amp output
4
IN3.1
I
CH3 op-amp input (+)
5
IN3
.2
I
CH3 op-amp input (
-
)
6
OUT3
O
CH3 op-amp output
7
IN4.1
I
CH4 op-amp input (+)
8
IN4
.2
I
CH4 op-amp input (
-
)
9
OUT4
O
CH4 op-amp output
10
CTL1
I
CH5 motor speed control
11
FWD1
I
CH5 forward input
12
REV1
I
CH5 reverse input
13
CTL2
I
CH6 motor speed control
14
FWD2
I
CH6 forward input
15
REV2
I
CH6 reverse input
16
SGND
-
Signal groung
17
FWD3
I
CH7 forward input
18
REV3
I
CH7 reverse input
19
CTL3
I
CH7 motor speed control
20
SB
I
Stand by
21
PS
I
Power save
22
MUTE
I
All mute
23
PVCC2
-
Power supply voltage (For CH5, CH6, CH7)
24
DO7
-
O
CH7 drive ouptut (
-
)
25
DO7+
O
CH7 drive output (+)
26
DO6
-
O
CH6 drive output (
-
)
27
DO6+
O
CH6 drive output (+)
28
PGND2
-
Power ground2 (FOR CH5, CH6, CH7)
29
DO5
-
O
CH5 drive output (
-
)
30
DO5+
O
CH5 drive output (+)
31
DO4
-
O
CH4 drive output (
-
)
32
DO4+
O
CH4 drive output (+)
FAN8037 (KA3037)
4
Pin Definitions (Continued)
Pin Number
Pin Name
I/O
Pin Function Descrition
33
DO3
-
O
CH3 drive output (
-
)
34
DO3+
O
CH3 drive output (+)
35
PGND1
-
Power ground 1 (FOR CH1, CH2, CH3, CH4)
36
DO2
-
O
CH2 drive output (
-
)
37
DO2+
O
CH2 drive output (+)
38
DO1
-
O
CH1 drive output (
-
)
39
DO1+
O
CH1 drive output (+)
40
PVCC1
-
Power supply voltage (FOR CH1, CH2, CH3, CH4)
41
REGOX
I
Regulator feedback input
42
REGX
O
Regulator output
43
RESX
I
Regulator reset input
44
VREF
I
Bias voltage input
45
SVCC
-
Signal supply voltage
46
IN1.1
I
CH1 op-amp input (+)
47
IN1
.2
I
CH1 op-amp input (
-
)
48
OUT1
O
CH1 op-amp output
FAN8037 (KA3037)
5
Internal Block Diagram
Notes:
1. SW = Logic switch
2. MSC = Motor speed control
3. D = Output driver
+
-
+
-
+
-
+
-
+
-
+
-
S
W
M
S
C
-
+
D
D
DO2
-
PGND1
DO3+
DO3
-
DO4+
DO4
-
DO5+
DO5
-
PGND2
DO6+
DO6
-
DO7+
1
2
3
4
5
6
7
8
9
10
11
12
IN2.1
IN2
.2
OUT2
IN3.1
IN3
.2
OUT3
IN4.1
IN4
.2
OUT4
CTL1
FWD1
REV1
13
14
15
16
17
18
19
20
21
22
23
24
CTL2
FWD2
REV2 SGND
FWD3
REV3
CTL3
SB
PS
MUTE PVCC2 DO7
-
25
26
27
28
29
30
31
32
33
34
35
36
+
-
37
38
39
40
41
42
43
44
45
46
47
48
DO2+
DO1
-
DO1+
PVCC1
REGOX
REGX
RESX
VREF
SVCC
IN1.1
IN1
.2
OUT1
S
W
M
S
C
-
+
D
D
S
W
M
S
C
-
+
D
D
T.S.D
STAND BY
ALL MUTE
POWER SAVE
+
-
+
-
+
-
+
-
+
-
+
-
+
-
FAN8037 (KA3037)
6
Equivalent Circuits
Description
Pin No.
Internal circuit
Input
OPIN (+)
OPIN (
-
)
46,47,1,2
4,5,7,8
Input
opout
48,3,6,9
CTL
10,13,19
Logic drive
FWD input
REV input
11,12,
14,15,
17,18
SVCC
SVCC
46 1
4 7
47 2
5 8
SVCC
0.05k
0.05k
SVCC
SVCC
48 3
6 9
SVCC
1k
13 19
10
SVCC
0.05k
SVCC
11 12
14 15
30k
30k
17 18
0.05k
FAN8037 (KA3037)
7
Equivalent Circuits (Continued)
Description
Pin No.
Internal circuit
Power save
Standby
20,21
Mute 22
Logic
drive
output
24, 25
26, 27
29,30
4-CH
drive
output
31, 32
33, 34
36, 37
38, 39
SVCC
20
21
50k
50k
0.05k
SVCC
22
SVCC
50k
50
k
0.05k
SVCC
24 25
26 27
25k
PVCC2
1k
30k
29 30
SVCC
31 32
33 34
25k
PVCC1
20k
36 37
20k
38 39
SVCC
FAN8037 (KA3037)
8
Equivalent Circuits (Continued)
Description
Pin No.
Internal circuit
Ref
44
RESX
43
REG0X
41
REGX
42
SVCC
44
1k
20k
20k
1k
0.05k
SVCC
50k
50k
SVCC
43
0.05k
SVCC
1k
SVCC
41
0.05k
SVCC
42
25k
SVCC
60k
SVCC
0.05k
0.5k
FAN8037 (KA3037)
9
Absolute Maximum Ratings ( Ta=25



C)
Notes:
1. When mounted on 70mm
70mm
1.6mm PCB
2. Power dissipation reduces 24mW/
C for using above T
A
= 25
C
3. Do not exceed P
D
and SOA (Safe Operating Area)
Recommended Operating Conditions ( Ta=25



C)
Parameter
Symbol
Value
Unit
Maximum Supply Voltage
SVCC
MAX
18
V
PVCC1
18
V
PVCC2
18
V
Power Dissipation
P
D
3
note
W
Operating Temperature
T
OPR
-
35 ~ +85
C
Storge Temperature
T
STG
-
55 ~ +150
C
Maximum Output Current
I
OMAX
1
A
Parameter
Symbol
Min.
Typ.
Max.
Unit
Operating Supply Voltage
SVCC
4.5
-
13.2
V
PVCC1
4.5
-
SVCC
V
PVCC2
4.5
-
SVCC
V
3,000
2,000
1,000
0
0
25
50
75
100
125
150
175
Pd (mW)
Ambient temperature, Ta [
C]
FAN8037 (KA3037)
10
Electrical Characteristics
(SV
CC
= PV
CC1
= PV
CC2
= 8V, T
A
= 25
C, unless otherwise specified)
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Quiescent circuit current
I
CC
Under no-load
15
25
35
mA
Power save on current
I
PS
Pin21=GND
-
1
2
mA
Stand by on voltage
V
SBON
Pin20=Variation
-
-
0.5
V
Stand by off voltage
V
SBOFF
Pin20=Variation
2
-
-
V
Power save on voltage
V
PSON
Pin21=Variation
-
-
0.5
V
Power save off voltage
V
PSOFF
Pin21=Variation
2
-
-
V
All mute on voltage
V
MON
Pin22=Variation
-
-
0.5
V
All mute off voltage
V
MOFF
Pin22=Variation
2
-
-
V
DRIVER CIRCUIT (R
L
=12
)
Output offset voltage
V
OO
V
IN
=2.5V
-
80
-
+80
mV
Maximum output voltage 1
V
OM1
V
CC
=PV
CC1
=PV
CC2
=8V, R
L
=12
5.5
6.5
-
V
Maximum output voltage 2
V
OM2
V
CC
=PV
CC1
=PV
CC2
=13V, R
L
=24
10.5
11.5
-
V
Closed-loop voltage gain
A
VF
V
IN
=0.1Vrms,f=1kHz
10.5
12
13.5
dB
Slew rate
SR
Square, Vout=4Vp-p,f=120kHz
-
2
-
V/
s
INPUT OPAMP CIRCUIT
Input offset voltage
V
OF
-
-
30
-
+30
mV
Input bias current
I
B
-
-
-
300
nA
High level output voltage
V
OH
R
L
=Open
7.2
7.7
-
V
Low level output voltage
V
OL
R
L
=Open
-
0.2
0.5
V
Output sink current
I
SINK
R
L
=50
2
4
-
mA
Output source current
I
SOURCE
R
L
=50
2
4
-
mA
Open loop voltage gain
G
VO
V
IN
=
-
75dB
-
70
-
dB
Slew rate
SR
Square, Vout=2Vp-p, f=120kHz
-
2.5
-
V/
s
FAN8037 (KA3037)
11
Electrical Characteristics (Continued)
(SV
CC
= PV
CC1
= PV
CC2
= 8V, T
A
= 25
C, unless otherwise specified)
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
TRAY, CHANGER,PANEL DRIVE CIRCUIT (R
L
=45
)
Input high level voltage
V
IH
-
2
-
-
V
Input low level voltage
V
IL
-
-
-
0.5
V
Output voltage 1
V
O1
V
CC
=8V, V
CTL
=2.5V, R
L
=12
-
5
-
V
Output voltage 2
V
O2
V
CC
=8V, V
CTL
=3V, R
L
=45
-
6
-
V
Output voltage 3
V
O3
V
CC
=13V, V
CTL
=4.5V,
R
L
=45
-
9
-
V
Output load regulation
V
RL
V
CTL
=3V, I
L
=100mA
400mA
-
300
700
mV
Output offset voltage 1
V
OO1
V
IN
=5V, 5V
-
40
-
+40
mV
Output offset voltage 2
V
OO2
V
IN
=0V, 0V
-
40
-
+40
mV
VARIABLE REGULATOR CIRCUIT
Load regulation
V
RL
I
L
=0
200mA
-
40
0
+10
V
Line regulation
V
CC
I
L
=200mA, V
CC
=6V
9V
-
20
0
+30
mV
Regulator output voltage 1
V
REG1
I
L
=100mA
4.75
5.0
5.25
V
Regulator output voltage 2
V
REG2
I
L
=100mA
3.135
3.3
3.465
V
Regulator reset on voltage
Reson
Pin43=Varivation
-
-
0.5
V
Regulator reset off voltage
Resoff
Pin43=Varivation
2
-
-
V
FAN8037 (KA3037)
12
Application Information
1. THERMAL SHUTDOWN
When the chip temperature reaches to 175
C, then the TSD circuit is
activated.
This shuts down the bias current of the output drivers, and all the
output drivers are in cut-off state. Thus the chip temperature begins to
decrease.
when the chip temperature falls to 150
C, the TSD circuit is
deactivated and the output drivers are normally operated.
The TSD circuit has the hysteresis temperature of 25
C.
2. ALL MUTE FUNCTION
When the pin22 is high, the TR Q1 is turned on and Q2 is off, so the
bias circuit is enabled. On the other hand, when the pin22 is Low
(GND) , the TR Q1 is turned off and Q2 is on, so the bias circuit is
disabled.
This function will cause all the output drivers to be in mute state.
Truth table is as follows;
3. POWER SAVE FUNCTION
When the pin21 is high, the TR Q3 is turned on and Q4 is off, so the
bias circuit is enabled. On the other hand, when the pin21 is Low
(GND) , the TR Q3 is turned off and Q4 is on, so the bias circuit is
disabled.
That is, this function will cause all the circuit blocks of the chip except
for the variable regulator to be in the off state. thus the low power
quiescent state is established
Truth table is as follows;
Pin#22
FAN8037
HIGH
MUTE-OFF
LOW
MUTE-ON
Pin#21
FAN8037
HIGH
POWER SAVE OFF
LOW
POWER SAVE ON
SVCC
R2
R3
Q0
Output driver
bias
Hysteresis
R1
Ihys
I
REF
22
Q1
Bias blocks
(4-Ch BTL
and 3-Ch logic
loading)
Q2
SVCC
21
Q3
Main Bias
(except for
variable reg.)
SVCC
Q4
FAN8037 (KA3037)
13
4. STANDBY FUNCTION
When the pin20 is high, the TR Q5 is turned on and Q6 is off, and the
bias circuit is enabled. On the other hand, when the pin20 is Low
(GND) , the TR Q5 is turned off and Q6 is on, and the bias circuit is
disabled.
This function will cause the output drivers of the 4-CH BTL circuit
(Focus, Tracking, Spindle, Sled) to be in off state.
Truth table is as follows
5. REGULATOR & RESET FUNCTION
The regulator and reset circuits are illustrated in the figure 1.
The external circuit is composed of the PNP transistor(KSB772), capacitor(about 33
F) and 2 feedback resistors.
The capacitor is used as a ripple filter and should have good temperature characteristics.
The regulator output voltage is determined as follows.
V
REG
= (1+R1/R2)
2.5
When the voltage of the pin 43 (Vreset) is high, the regulator circuit operates normally. If the voltage of pin 43 is low, the
regulator circuit is disabled .
Figure 1. Regulator circuit
Pin20
KA3037
HIGH
STANDBY OFF
LOW
STANDBY ON
20
Q5
Bias block
(4-CH BTL
output driver)
Q6
SVCC
+
-
40
43
41
42
KSB772
V
REG
SVCC
33
F
2.5V
R1
R2
Vreset
FAN8037
FAN8037 (KA3037)
14
6. FOCUS, TRACKING ACTUATOR, SPINDLE, SLED MOTOR DRIVE PART
Vref is given by the external bias voltage of the pin 44.
The input signal (Vin) through pins 46,1,4 and 7 is amplified one time and then fed to the output stage.
(assume that input opamp was used as a buffer)
The total closed loop voltage gain is as follows
To change the total closed loop voltage gain, use the input opamp as an amplifier
The output stage is the balanced transformerless (BTL) driver.
The bias voltage Vp is expressed as ;
44
Vref
46
1
4
48
3
6
47
2
5
8
+
-
+
-
7
9
+
-
OPin+
OPin-
Vp
Vp
M
R1
R2
R2
R2
R2
R1
R1
R2
DOP
DON
+
-
PVCC1
60k
62k
Dp
Qp
Vin
39
38
37 34 32
31
33
36
Vin
Vref
V
+
=
DOP
Vp 2 V
+
=
DON
Vp 2
V
=
Vout
DOP DON
4 V
=
=
Gain
20
Vout
V
-------------
log
20
4
log
12dB
=
=
=
Vp
PVCC1 VDp
VcesatQp
(
)
62k
60k 62k
+
--------------------------
VcesatQp
+
=
PVCC1 VDp
VcesatQp
+
1.97
---------------------------------------------------------------------------
=
VcesatQp
+
- - - - - - - - - - (1)
FAN8037 (KA3037)
15
7. TRAY, CHANGER,PANEL MOTOR DRIVE PART
Rotational direction control
The forward and reverse rotational direction is controlled by FWD (pin 11,14, 17) and REV (pin 12,15,18) and the input
conditions are as follows.
Where Vp(Power reference voltage) is approximately about 3.75V at PVCC2=8V ) according to equation (1).
Where out1 pins are pins24,26,29 and out2 pins are pins25,27,30
Motor speed control (When SVCC=PVCC2=8V)
- Maximum torque is obtained when the pins (10,13 and 19 (CTL1, 2, 3)) are open.
- If the voltages of the pins (10,13 and 19 (CTL1, 2, 3)) are 0V, the motor will not operate.
- When the control voltage of the pins 10,13 and 19 (CTL1, 2, 3) are between 0 and 3.25V, the differential output
voltage(V(out1,out2)) is about two times of control voltage. Hence, the control to the differential output gain is two.
- When the control voltage is greater than 3.25V, the output voltage is saturated at the 6.5V due to the output swing
limitation.
INPUT
OUTPUT
FWD
REV
OUT 1
OUT 2
State
H
H
Vp
Vp
Brake
H
L
H
L
Forward
L
H
L
H
Reverse
L
L
-
-
Hign impedance
M
24 26
25 27
13 19
14 17
15 18
out 1
out 2
D
LEVEL SHIFT
M.S.C
S.W
D
CTL1,2,3
IN
FWD
REV
IN
11
12
10
29
30
V(out1,out2)
V
CTL
0
6.5V
3.25V
FAN8037 (KA3037)
16
8. BOOTSTRAPPED OPERATION
IC has two kinds of power supplies, the power supply , SVCC is for
predrivers and the other circuit blocks(SVCC). PVCC1 and PVCC2 are for
the power transistors.
When SVCC=PVCCn (n=1,2), no bootstrapped operation occurs. Thus the
single-ended maximum output voltage is
If larger output swing is requied, use the bootstrap function. When
the bootsrap function is operated.
In this mode, the single-ended maximum output voltage is
; Thus wide output dynamic range
can be obtained.
Vout
SVCC
PVCC
PreDriver
Power TRs
(PD)
Q1
Q2
Q3
SVCC
VcesatQ3 Vbe1
+
(
)
SVCC 1V
SVCC PVCCn 1V
+
>
PVCCn VcesatQ1 PVCCn 0.5
FAN8037 (KA3037)
17
Typical Performance Characteristics
VCC & ICC
0
5
10
15
20
25
30
35
40
4
6
8
10
12
14
16
18
VCC (V)
ICC
(mA)
TEMP & ICC
0
5
10
15
20
25
30
35
40
-50
-30
-10
10
30
50
70
90
110
TEMP (
C)
VCC=4.5V
VCC=13.2 V
VCC=8V
VCC & VOM1
0
2
4
6
8
10
12
14
4
6
8
10
12
14
VOM1 (V)
VOM1_CH1
VOM1_CH2
VOM1_CH3
VOM1_CH4
0
2
4
6
8
10
12
14
4
6
8
10
12
14
VO M2_C H1
VO M2_C H2
VO M2_C H3
VO M2_C H4
0
1
2
3
4
5
6
7
8
0
0.2
0.4
0.6
0.8
1
IOM (A)
VOUT (V)
CH 1_UPP
CH 1_LOW
CH 2_UPP
CH 2_L OW
CH 3_UPP
CH 3-LOW
CH 4_UPP
CH 4_LOW
VCC & AVF
5
7
9
11
13
4
6
8
10
12
14
AVF (dB)
ICC
(mA)
VCC (V)
VCC (V)
VCC (V)
VOM2 (V)
VCC & VOM2
IOM & VOUT
FAN8037 (KA3037)
18
Typical Performance Characteristics (Continued)
TEMP & VOM
0
4
8
12
-50
-30
-10
10
30
50
70
90
110
VOM(V)
VOM1
VOM 2
0
1
2
3
4
5
6
6
8
10
12
14
VCC (V)
VCC (V)
TEMP (
C)
TEMP (
C)
TEMP (
C)
VO1 (V)
VO_CH5
VO_CH6
VO_CH7
Vctl & VO (Loading)
TEMP & VO (Loading)
0
2
4
6
8
10
12
14
0
2
4
6
Vctl (V)
VO(V)
VO(V)
VO_12 ohm
VO_24 ohm
0
2
4
6
8
10
12
-50
-30
-10
10
30
50
70
90
110
VO1
VO2
VO3
VCC & VREG
0
1
2
3
4
5
6
4
6
8
10
12
14
VREG(V)
VREG(V)
VREG1
VREG2
TEMP & VREG
0
1
2
3
4
5
6
-50
-30
-10
10
30
50
70
90
110
VREG1
VREG2
VCC & VO1
FAN8037 (KA3037)
19
Typical Performance Characteristics (Continued)
VCC & Isource
0
1
2
3
4
5
6
7
4
6
8
10
12
14
VCC (V)
Isource (mA)
0
5
10
15
20
25
30
35
40
45
50
4
6
8
10
12
14
I
sink (mA)
VCC (V)
VCC & Isink
FAN8037 (KA3037)
20
Test Circuits
I
L
I
L
37
38
39
40
41
42
43
44
45
46
47
48
9
10
11
12
8
7
6
5
4
1
2
3
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
31
32
33
34
35
36
OP IN (+)
OP IN (-)
OP OUT
R
L2
I
L
I
L
CTL2
OPIN(+)
OPIN(
-
)
OPOUT
FAN8037
IN2.1
IN2.2
OUT2
IN3.1
IN3
.2
OUT3
IN4.1
IN4
.2
OUT4
CTL1
FWD1
REV1
CTL2
FW
D2
REV2
SGND
FW
D3
REV3
CTL3
SB
PS
MUTE
PVCC2
DO7
-
DO7+
DO6
-
DO6+
PGND1
DO5
-
DO5+
DO4
-
DO4+
DO3
-
DO3+
PGND2
OUT
1
IN
1
.2
IN
1
.
1
SVCC
VR
E
F
RESX
REGX
REGOX
PV
CC1
DO1+
DO1
-
DO2+
R
L3
29
30
OP IN (+)
OP IN (-)
OP OUT
OP IN (+)
OP IN (-)
OP OUT
OP IN (+)
OP IN (-)
OP OUT
DO2-
IN2A IN2B
VREF
2.5
V
+
100
F +
1
2
50
1000
F
22
F +
R
2
R
1
R
L1
V
CC
I
L
R
L4
R
L5
R
L6
CTL1
IN1A
IN1B
A
1
2
3
V
PULSE
V
A
B
1
2
3
V
B
C
D
50
V
CC
1
2
V
OUT
OP
-
AMP
PART
CTL3
IN3A IN3B
RIPPLE
R
L7
I
L
I
L
FAN8037 (KA3037)
21
Typical Application Circuits 1
[Voltage control mode]
Notes:
Radiation pin is connected to the internal GND of the package.
Connect the pin to the external GND.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
M
M
M
TY CG PL
CONTROL
TRAY
INPUT
CHANGER
INPUT
VREF
FOCUS
INPUT
TRACKING
INPUT
SLED
INPUT
SPINDLE
INPUT
[SERVO PRE AMP]
[CONTROLLER]
Where TY is tray motor.
CG is changer motor
FAN8037
OUT1
IN
1
.2
IN
1
.
1
SVCC
VREF
RESX
REGX
REGOX
P
V
CC1
DO1+
DO1
-
DO2+
IN2.2
OUT2
IN3.1
IN3
.2
OUT3
IN4.1
IN4
.2
OUT4
CTL1
FWD1
CTL2
FW
D2
REV2
SGND
FW
D3
REV3
CL
T3
SB
PS
MUTE
PVCC2
DO7
-
R
2
R
1
M
POWER SAVE
FOCUS, TRACKING, SLED
SPINDLE MUTE
CHANGER
TRAY
SPINDLE
SLED
TRACKING
FOCUS
V
CC
+
22
F
REGOUT
DO7+
DO6
-
PGND2
DO3+
DO3
-
DO4+
DO4
-
DO5+
DO5
-
PGND2
DO6+
DO2
-
IN2.1
REV1
ALL MUTE
M PANEL
PANEL
INPUT
PL is panel motor
FAN8037 (KA3037)
22
Typical Application Circuits 2
[
Differential PWM control mode
]
Notes:
Radiation pin is connected to the internal GND of the package.
Connect the pin to the external GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
M
M
M
TY CG PL
CONTROL
TRAY
INPUT
CHANGER
INPUT
VREF
FOCUS
INPUT
TRACKING
INPUT
SLED
INPUT
SPINDLE
INPUT
[SERVO PRE AMP]
[CONTROLLER]
Where TY is tray motor.
CG is changer motor
FAN8037
OUT1
IN
1
.2
IN
1
.
1
SVCC
VREF
RESX
REGX
REGOX
PVCC1
DO1+
DO1
-
DO2+
IN2.2
OUT2
IN3.1
IN3
.2
OUT3
IN4.1
IN4
.2
OUT4
CTL1
FWD1
CTL2
FW
D2
REV2
SGND
FW
D3
REV3
CL
T
3
SB
PS
MUTE
PVCC2
DO7
-
R
2
R
1
M
POWER SAVE
FOCUS, TRACKING, SLED
SPINDLE MUTE
CHANGER
TRAY
SPINDLE
SLED
TRACKING
FOCUS
V
CC
+
22
F
REGOUT
DO7+
DO6
-
PGND2
DO3+
DO3
-
DO4+
DO4
-
DO5+
DO5
-
PGND2
DO6+
DO2
-
IN2.1
REV1
ALL MUTE
M PANEL
PANEL
INPUT
PL is panel motor
FAN8037 (KA3037)
12/1/00 0.0m 001
Stock#DSxxxxxxxx
2000 Fairchild Semiconductor International
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES
OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR
INTERNATIONAL. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body,
or (b) support or sustain life, and (c) whose failure to
perform when properly used in accordance with
instructions for use provided in the labeling, can be
reasonably expected to result in a significant injury of the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER
DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.