2004 Fairchild Semiconductor Corporation
DS500877
www.fairchildsemi.com
August 2004
Revised August 2004
USB1
T1
102
U
S
B1
T1
10
2R (
P
rel
i
minar
y
)
Univ
ersal
Ser
i
al
Bus
Peri
pher
a
l
T
r
ans
ceiver
wi
th
V
o
lt
age Regu
lat
o
r
USB1T1102 USB1T1102R (Preliminary)
Universal Serial Bus Peripheral Transceiver
with Voltage Regulator
General Description
This chip provides a USB Transceiver functionality with a
voltage regulator that is compliant to USB Specification
Rev 2.0. this integrated 5V to 3.3V regulator allows inter-
facing of USB Application specific devices with supply volt-
ages ranging from 1.65V to 3.6V with the physical layer of
Universal Serial Bus. It is capable of operating at 12Mbits/s
(full speed) data rates and hence is fully compliant to USB
Specification Rev 2.0. The Vbusmon pin allows for monitor-
ing the Vbus line.
The USB1T1102 also provides exceptional ESD protection
with 15kV contact HBM on D
+
, D
-
pins.
Features
s
Complies with Universal Serial Bus Specification 2.0
s
Integrated 5V to 3.3V voltage regulator for powering
VBus
s
Utilizes digital inputs and outputs to transmit and receive
USB cable data
s
Supports full speed (12Mbits/s) data rates
s
Ideal for portable electronic devices
s
MLP technology package (16 pin) with HBCC footprint
s
15kV contact HBM ESD protection on bus pins
Ordering Code:
Logic Diagram
Note: On the USB1T1102R the 1.5k resistor is integrated into the part, and connects V
PU
and D
+
eliminating the need for this external pull-up resistor.
Order Number
Package Number
Package Description
USB1T1102MPX
MLP14D
14-Terminal Molded Leadless Package (MLP), 2.5mm Square
USB1T1102RMPX
(Preliminary)
MLP14D
14-Terminal Molded Leadless Package (MLP), 2.5mm Square
USB1T1102MHX
MLP16HB
16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square
USB1T1102RMHX
(Preliminary)
MLP16HB
16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square
www.fairchildsemi.com
2
US
B1
T1
1
02
USB
1
T
1
102R
(
P
rel
i
mina
ry)
Connection Diagrams
MLP16 GND Exposed Diepad
(Bottom View)
MLP14 GND Exposed Diepad
(Bottom View)
Terminal Descriptions
Terminal Number
Terminal
Name
I/O
Terminal Description
MLP14
MLP16
1
1
OE
I
Output Enable:
Active LOW enables the transceiver to transmit data on the bus. When not
active the transceiver is in the receive mode (CMOS level is relative to V
CCIO
)
2
2
RCV
O
Receive Data Output:
Non-inverted CMOS level output for USB differential Input (CMOS output level
is relative to V
CCIO
). Driven LOW when SUSPN is HIGH; RCV output is stable
and preserved during SE0 condition.
3
3
V
p
/V
po
I/O
Single-ended D
+
receiver output V
P
(CMOS level relative to V
CCIO
):
Used for external detection of SE0, error conditions, speed of connected device;
Pin also acts as drive data input V
po
(see Table 1 and Table 2).
Output drive is 4 mA buffer.
4
4
V
m
/V
mo
I/O
Single-ended D
-
receiver output V
m
(CMOS level relative to V
CCIO
):
Used for external detection of SE0, error conditions, speed of connected device;
Pin also acts as drive data input V
mo
(see Table 1 and Table 2).
Output drive is 4 mA buffer.
5
5
SUSPND
I
Suspend:
Enables a low power state (CMOS level is relative to V
CCIO
). While the
SUSPND pin is active (HIGH) it will drive the RCV pin to logic "0" state.
--
6
NC
No Connect
6
7
V
CCIO
Supply Voltage for digital I/O pins (1.65V to 3.6V):
When not connected the D
+
and D
-
pins are in 3-STATE. This supply bus is
totally independent of V
CC
(5V) and V
REG
(3.3V).
7
8
Vbusmon
O
Vbus monitor output (CMOS level relative to V
CCIO
):
When Vbus
>
4.1V then Vbusmon
=
HIGH and when Vbus
<
3.6V then
Vbusmon
=
LOW. If SUSPND
=
HIGH then Vbusmon is pulled HIGH.
9, 8
10, 9
D
+
, D
-
AI/O
Data
+
, Data
-
:
Differential data bus conforming to the USB standard.
10
11
NC
No Connect
--
12
NC
No Connect
11
13
V
REG
(3.3V)
Internal Regulator Option:
Regulated supply output voltage (3.0V to 3.6V) during 5V operation;
decoupling capacitor of at least 0.1
F is required.
Regulator ByPass Option:
Used as supply voltage input for 3.3V operation.
12
14
V
CC
(5.0V)
Internal Regulator Option:
Used as supply voltage input (4.0V to 5.5V); can be connected directly to USB
line Vbus.
Regulator ByPass Option:
Connected to V
REG
(3.3V)
3
www.fairchildsemi.com
USB1
T1
102
U
S
B
1
T
1
1
0
2
R
(P
r
e
li
mi
n
a
ry
)
Terminal Descriptions
(Continued)
Functional Description
The USB1T1102 transceiver is designed to convert CMOS
data into USB differential bus signal levels and to convert
USB differential bus signal to CMOS data.
To minimize EMI and noise the outputs are edge rate con-
trolled with the rise and fall times controlled and defined for
full speed data rates only (12Mbits/s). The rise, fall times
are balanced between the differential pins to minimize
skew.
The USB1T1102 differs from earlier USB Transceiver in
that the V
p
/V
m
and V
po
/V
mo
pins are now I/O pins rather
than discrete input and output pins. Table 1 describes the
specific pin functionality selection. Table 2 and Table 3
describe the specific Truth Tables for Driver and Receiver
operating functions.
The USB1T1102 also has the capability of various power
supply configurations to support mixed voltage supply
applications (see Table 4) and Section 2.1 for detailed
descriptions.
Functional Tables
TABLE 1. Function Select
Note 1: Signal levels is function of connection and/or pull-up/pull-down resistors.
Note 2: For SUSPND
=
HIGH mode the differential receiver is inactive and the output RCV is forced LOW. The out-of-suspend signaling (K) is detected via
the single-ended receivers of the V
p
/V
po
and V
m
/V
mo
pins.
TABLE 2. Driver Function (OE
=
L) using Differential Input Interface
Note 3: SE0
=
Single Ended Zero
TABLE 3. Receiver Function (OE
=
H)
X
=
Don't Care
Terminal Number
Terminal
Name
I/O
Terminal Description
MLP14
MLP16
13
15
V
PU
(3.3V)
Pull-up Supply Voltage (3.3V
10%):
Connect an external 1.5k
resistor on D
+
(FS data rate);
Pin function is controlled by Config input pin:
Config
=
LOW
-
V
PU
(3.3V) is floating (High Impedance) for zero pull-up current.
Config
=
HIGH
-
V
PU
(3.3V)
=
3.3V; internally connected to V
REG
(3.3V).
14
16
Config
I
USB connect or disconnect software control input.
Configures 3.3V to external 1.5k
resistor on D
+
when HIGH.
Exposed
Diepad
Exposed
Diepad
GND
GND
GND supply down bonded to exposed diepad to be connected to the PCB GND.
SUSPND
OE
D
+
, D
-
RCV
V
p
/V
po
V
m
/V
mo
Function
L
L
Driving &
Receiving
Active
V
po
Input
V
mo
Input
Normal Driving
(Differential Receiver Active)
L
H
Receiving
(Note 1)
Active
V
p
Output
V
m
Output Receiving
H
L
Driving
Inactive
(Note 2)
V
po
Input
V
mo
Input
Driving during Suspend
(Differential Receiver Inactive)
H
H
3-STATE
(Note 1)
Inactive
(Note 2)
V
p
Output
V
m
Output Low Power State
V
m
/V
mo
V
p
/V
po
Data
L
L
SE0 (Note 3)
L
H
Differential Logic 1
H
L
Differential Logic 0
H
H
Illegal State
D
+
, D
-
RCV
V
p
/V
po
V
m
/V
mo
Differential Logic 1
H
H
L
Differential Logic 0
L
L
H
SE0
X
L
L
www.fairchildsemi.com
4
US
B1
T1
1
02
USB
1
T
1
102R
(
P
rel
i
mina
ry)
Power Supply Configurations and Options
The two modes of power supply operation are:
Normal Mode: V
CCIO
and V
CC
(5V) are connected or
V
CCIO
, V
CC
(5V) and [V
REG
(3.3V) and V
CC
(5V) shorted
for Bypass mode]
1. For 5V operation V
CC
is connected to 5V source
(4.0V to 5.5V) and the internal voltage regulator then
produces 3.3V for the USB connections.
2. For 3.3V operation both V
CC
and V
REG
are con-
nected to a 3.3V source (3.0V to 3.6V)
In both cases for normal mode the V
CCIO
is an indepen-
dent voltage source (1.65V to 3.6V) that is a function of
the external circuit configuration.
Sharing Mode: V
CCIO
is only supply connected. V
CC
and
V
REG
are not connected. In this mode the D
+
and D
-
pins are 3-STATE and the USB1T1102 allows external
signals up to 3.6V to share the D
+
and D
-
bus lines.
Internally the circuitry limits leakage from D
+
and D
-
pins (maximum 10
A) and V
CCIO
such that device is in
low power (suspended) state. Pins Vbusmon and RCV
are forced LOW as an indication of this mode with Vbus-
mon being ignored during this state.
A summary of the Supply Configurations is described in
Table 4.
TABLE 4. Power Supply Configuration Options
Pins
Power Supply Mode Configuration
Sharing
Normal (Regulated Output)
Normal (Regulator Bypass)
V
CC
(5V)
Not Connected
Connected to 5V Source
Connected to V
REG
(3.3V)
[Max Drop of 0.3V]
(2.7V to 3.6V)
V
REG
(3.3V)
Not Connected
3.3V, 300
A
Regulated Output
Connected to 3.3V Source
V
CCIO
1.65V to 3.6V Source
1.65V to 3.6V Source
1.65V to 3.6V Source
V
PU
(3.3V)
3-STATE (Off)
3.3V Available if
Config
=
HIGH
3.3V Available if
Config
=
HIGH
D
+
, D
-
3-STATE
Function of Mode Set Up
Function of Mode Set Up
V
p
/V
po
, V
m
/V
mo
L
Function of Mode Set Up
Function of Mode Set Up
RCV
L
Function of Mode Set Up
Function of Mode Set Up
Vbusmon
L
Function of Mode Set Up
Function of Mode Set Up
OE, SUSPND, Config
Hi-Z
Function of Mode Set Up
Function of Mode Set Up
5
www.fairchildsemi.com
USB1
T1
102
U
S
B
1
T
1
1
0
2
R
(P
r
e
li
mi
n
a
ry
)
ESD Protection
ESD Performance of the USB1T1102
HBM D
+
/D
-
: 15.0kV
HBM, all other pins (Mil-Std 883E): 6.5kV
ESD Protection: D
+
/D
-
Pins
Since the differential pins of a USB transceiver may be
subjected to extreme ESD voltages, additional immunity
has been included in the D
+
and D
-
pins without compro-
mising performance. The USB1T1102 differential pins have
ESD protection to the following limits:
15kV using the contact Human Body Model
8kV using the Contact Discharge method as specified in
IEC 61000-4-2
Human Body Model
Figure 1 shows the schematic representation of the Human
Body Model ESD event. Figure 2 is the ideal waveform rep-
resentation of the Human Body Model.
IEC 61000-4-2, IEC 60749-26 and IEC 60749-27
The IEC 61000-4-2 standard covers ESD testing and per-
formance of finished equipment, and as such evaluates the
equipment in its entirety for ESD immunity. Fairchild
Semiconductor has evaluated this device using the
IEC 6100-4-2 representative system model depicted in Fig-
ure 3. Under the additional standards set forth by the IEC,
this device is also compliant with IEC 60749-26 (HBM) and
IEC 60749-27 (MM).
Additional ESD Test Conditions
For additional information regarding our product test meth-
odologies and performance levels, please contact Fairchild
Semiconductor.
FIGURE 1. Human Body ESD Test Model
FIGURE 2. HBM Current Waveform
FIGURE 3. IEC 61000-4-2 ESD Test Model
PDF 
ZIP