ChipFind - документация

Электронный компонент: GS9075ACNE3

Скачать:  PDF   ZIP

Document Outline

www.gennum.com
GS1575A / GS9075A HD-LINX II
Multi-Rate SDI Automatic Reclocker
GS1575A / GS9075A Data Sheet
34716 - 0
December 2005
1 of 29
Features
GS1575A
SMPTE 292M, 259M and 344M compliant
Supports data rates of 143, 177, 270, 360, 540, 1483.5,
1485 Mb/s
Supports DVB-ASI at 270Mb/s
Pb-free and RoHS Compliant
Auto and Manual Modes for rate selection
Standards indication in Auto Mode
4:1 input multiplexer
Loss of Signal (LOS) Output
Lock Detect Output
On-chip Input and Output Termination
Differential 50
inputs and outputs
Mute, Bypass and Autobypass functions
SD/HD indication output to control GS1528A Dual
Slew-Rate Cable Driver
Single 3.3V power supply
Operating temperature range: 0C to 70C
GS9075A
SMPTE 259M and 344M compliant
Supports data rates of 143, 177, 270, 360, and 540Mb/s
Supports DVB-ASI at 270Mb/s
Pb-free and RoHS Compliant
Auto and Manual Modes for rate selection
Standards indication in Auto Mode
4:1 input multiplexer
Loss of Signal (LOS) Output
Lock Detect Output
On-chip Input and Output Termination
Differential 50
inputs and outputs
Mute, Bypass and Autobypass functions
Single 3.3V power supply
Operating temperature range: 0C to 70C
Applications
GS1575A
SMPTE 292M, SMPTE 259M and SMPTE 344M Serial
Digital Interfaces
GS9075A
SMPTE 259M and SMPTE 344M Serial Digital Interfaces.
Description
The GS1575A/9075A is a Multi-Rate Serial Digital
Reclocker designed to automatically recover the
embedded clock from a digital video signal and re-time
the incoming video data.
The GS1575A Serial Digital Reclocker will recover the
embedded clock signal and re-time the data from a
SMPTE 292M, SMPTE 259M or SMPTE 344M
compliant digital video signal.
The GS9075A Serial Digital Reclocker will recover the
embedded clock signal and re-time the data from a
SMPTE 259M or SMPTE 344M compliant digital video
signal.
The GS1575A/9075A removes the high frequency jitter
components from the bit-serial stream. Input
termination is on-chip for seamless matching to 50
transmission lines. An LVPECL compliant output
interfaces seamlessly to the GS1578A/GS9078A Cable
Driver.
The GS1575A/9075A can operate in either auto or
manual rate selection mode. In Auto mode the device
will automatically detect and lock onto incoming SMPTE
SDI data signals at any supported rate. For single rate
data systems, the GS1575A/9075A can be configured
to operate in Manual mode. In both modes, the device
requires only one external crystal to set the VCO
frequency when not locked and provides adjustment
free operation.
In systems which require passing of non-SMPTE data
rates, the GS1575A/9075A can be configured to either
automatically or manually enter a bypass mode in order
to pass the signal without reclocking.
The ASI/177 input pin allows for manual selection of
support of either 177Mb/s or DVB-ASI inputs.
The GS1575A/9075A is Pb-free, and the encapsulation
compound does not contain halogenated flame
retardant.
This component and all homogeneous sub-components
are RoHS compliant.
GS1575A / GS9075A Data Sheet
34716 - 0
December 2005
2 of 29
GS1575A Functional Block Diagram
GS9075A Functional Block Diagram
XTAL+ XTAL-
XTAL
OUT-
XTAL
OUT+
DDI_SEL[1:0]
DDI 1
DDI 2
DDI 3
DDI 0
LF+ LF-
KBB
DDO_MUTE
DDO/DDO
AUTOBYPASS
BYPASS
LD
AUTO/MAN
SS[2:0]
ASI/177
XTAL
OSC
BUFFER
DATA BUFFER
VCO
BYPASS
LOGIC
DIVIDE BY
2,4,6,8,12,16
PHASE
FREQUENCY
DETECTOR
DIVIDE BY
152, 160, 208
CONTROL LOGIC
CHARGE
PUMP
M
U
X
D
A
T
A
M
U
X
M
U
X
RE-TIMER
PHASE
DETECTOR
SD/HD
SCO_ENABLE
SCO/SCO
CLOCK BUFFER
LOS
XTAL+ XTAL-
XTAL
OUT-
XTAL
OUT+
DDI_SEL[1:0]
DDI 1
DDI 2
DDI 3
DDI 0
LF+ LF-
KBB
DDO_MUTE
DDO/DDO
AUTOBYPASS
BYPASS
LD
AUTO/MAN
SS[2:0]
ASI/177
XTAL
OSC
BUFFER
DATA BUFFER
VCO
BYPASS
LOGIC
DIVIDE BY
2,4,6,8,12
PHASE
FREQUENCY
DETECTOR
DIVIDE BY
152, 160
CONTROL LOGIC
CHARGE
PUMP
M
U
X
D
A
T
A
M
U
X
M
U
X
RE-TIMER
PHASE
DETECTOR
SD/HD
SCO_ENABLE
SCO/SCO
CLOCK BUFFER
LOS
GS1575A / GS9075A Data Sheet
34716 - 0
December 2005
3 of 29
Contents
Features ........................................................................................................................1
Applications...................................................................................................................1
Description ....................................................................................................................1
1. Pin Out ......................................................................................................................4
1.1 GS1575A Pin Assignment ..............................................................................4
1.2 GS9075A Pin Assignment ..............................................................................5
1.3 Pin Descriptions ..............................................................................................6
2. Electrical Characteristics...........................................................................................9
2.1 Absolute Maximum Ratings ............................................................................9
2.2 DC Electrical Characteristics ..........................................................................9
2.3 AC Electrical Characteristics .........................................................................10
2.4 Solder Reflow Profiles ...................................................................................13
3. Input / Output Circuits .............................................................................................14
4. Detailed Description ................................................................................................17
4.1 Slew Rate Phase Lock Loop (S-PLL) ...........................................................17
4.2 VCO ..............................................................................................................18
4.3 Charge Pump ................................................................................................18
4.4 Frequency Acquisition Loop -- The Phase-Frequency Detector ..................19
4.5 Phase Acquisition Loop -- The Phase Detector ...........................................19
4.6 4:1 Input Mux ................................................................................................20
4.7 Automatic and Manual Data Rate Selection .................................................20
4.8 Bypass Mode ................................................................................................21
4.9 DVB-ASI Operation .......................................................................................21
4.10 Lock and LOS .............................................................................................22
4.11 Output Drivers and Serial Clock Outputs ....................................................22
4.12 Output Mute ................................................................................................23
5. Typical Application Circuits .....................................................................................24
6. Package & Ordering Information.............................................................................26
6.1 Package Dimensions ....................................................................................26
6.2 Recommended PCB Footprint ......................................................................27
6.3 Packaging Data .............................................................................................28
6.4 Ordering Information .....................................................................................28
7. Revision History ......................................................................................................29
GS1575A / GS9075A Data Sheet
34716 - 0
December 2005
4 of 29
1. Pin Out
1.1 GS1575A Pin Assignment
Figure 1-1: 64-Pin QFN
DDI0
GND
64-pin QFN
(Top View)
1
DDI0_VTT
DDI0
GND
DDI1
DDI1_VTT
DDI1
GND
DDI2
DDI2_VTT
DDI2
GND
DDI3
DDI3_VTT
DDI3
GND
LF+
NC
NC
NC
NC
NC
XTAL-
XTAL+
XTAL_OUT-
XTAL_OUT+
GND
VEE_DDO
VCC_DDO
NC
GND_DRV
VEE_SCO
VCC_SCO
SCO
NC
GND
SCO_ENABLE
SCO
KBB
DDI_SEL0
DDI_SEL1
BYPASS
AUTOBYPASS
VCC_VCO
VEE_VCO
LOCKED
SS0
SS1
SS2
LOS
VCC_DIG
VEE_DIG
GND
VCC_CP
VEE_CP
ASI/177
DDO
DDO
16
17
32
33
48
49
64
2
3
4
5
6
7
8
9
10
11
12
13
14
15
18 19 20 21
23 24 25 26 27 28 29 30 31
22
34
35
36
37
38
39
40
41
42
43
44
45
46
47
50
51
52
53
54
55
56
57
58
59
60
61
62
63
LF-
Ground Pad
(bottom of package)
NC
AUTO/MAN
DDO_MUTE
SD/HD
GS1575A
GS1575A / GS9075A Data Sheet
34716 - 0
December 2005
5 of 29
1.2 GS9075A Pin Assignment
Figure 1-2: 64-Pin QFN
DDI0
GND
64-pin QFN
(Top View)
1
DDI0_VTT
DDI0
GND
DDI1
DDI1_VTT
DDI1
GND
DDI2
DDI2_VTT
DDI2
GND
DDI3
DDI3_VTT
DDI3
GND
LF+
NC
NC
NC
NC
NC
XTAL-
XTAL+
XTAL_OUT-
XTAL_OUT+
GND
VEE_DDO
VCC_DDO
NC
GND_DRV
VEE_SCO
VCC_SCO
SCO
NC
GND
SCO_ENABLE
SCO
KBB
DDI_SEL0
DDI_SEL1
BYPASS
AUTOBYPASS
VCC_VCO
VEE_VCO
LOCKED
SS0
SS1
SS2
LOS
VCC_DIG
VEE_DIG
GND
VCC_CP
VEE_CP
ASI/177
DDO
DDO
16
17
32
33
48
49
64
2
3
4
5
6
7
8
9
10
11
12
13
14
15
18 19 20 21
23 24 25 26 27 28 29 30 31
22
34
35
36
37
38
39
40
41
42
43
44
45
46
47
50
51
52
53
54
55
56
57
58
59
60
61
62
63
LF-
Ground Pad
(bottom of package)
NC
AUTO/MAN
DDO_MUTE
SD
GS9075A