ChipFind - документация

Электронный компонент: 8304AM01

Скачать:  PDF   ZIP

Document Outline

8304AM-01
www.icst.com/products/hiperclocks.html
REV. D MAY 23, 2005
1
Integrated
Circuit
Systems, Inc.
ICS8304-01
L
OW
S
KEW
, 1-
TO
-4
LVCMOS / LVTTL I
NVERTING
F
ANOUT
B
UFFER
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
ICS8304-01
8-Lead SOIC
3.8mm x 4.8mm x 1.47mm package body
M Package
Top View
V
DDO
V
DD
CLK
GND
1
2
3
4
nQ0
nQ1
nQ2
nQ3
CLK
nQ3
nQ2
nQ1
nQ0
8
7
6
5
G
ENERAL
D
ESCRIPTION
The ICS8304-01 is a low skew, 1-to-4 Invert-
ing Fanout B u f fe r a n d a m e m b e r o f t h e
HiPerClock S TM
family of High Perfor mance
Clock Solutions from ICS. The ICS8304-01
is characterized at full 3.3V for input V
DD
, and
mixed 3.3V and 2.5V for output operating supply modes
(V
DDO
). Guaranteed output and par t-to-par t skew char-
acteristics make the ICS8304-01 ideal for those clock
distribution applications demanding well defined per-
for mance and repeatability.
F
EATURES
4 LVCMOS / LVTTL outputs
LVCMOS/LVTTL clock input
Maximum output frequency: 166MHz
Output skew: 50ps (maximum)
Part-to-part skew: 600ps (maximum)
Small 8 lead SOIC package saves board space
3.3V input, outputs may be either 3.3V or 2.5V supply modes
0C to 70C ambient operating temperature
Lead-Free package fully RoHS compliant
HiPerClockSTM
ICS
8304AM-01
www.icst.com/products/hiperclocks.html
REV. D MAY 23, 2005
2
Integrated
Circuit
Systems, Inc.
ICS8304-01
L
OW
S
KEW
, 1-
TO
-4
LVCMOS / LVTTL I
NVERTING
F
ANOUT
B
UFFER
T
ABLE
1. P
IN
D
ESCRIPTIONS
T
ABLE
2. P
IN
C
HARACTERISTICS
r
e
b
m
u
N
e
m
a
N
e
p
y
T
n
o
i
t
p
i
r
c
s
e
D
1
V
O
D
D
r
e
w
o
P
.
n
i
p
y
l
p
p
u
s
t
u
p
t
u
O
2
V
D
D
r
e
w
o
P
.
n
i
p
y
l
p
p
u
s
e
r
o
C
3
K
L
C
t
u
p
n
I
n
w
o
d
ll
u
P
.
t
u
p
n
i
k
c
o
l
c
L
T
T
V
L
/
S
O
M
C
V
L
4
D
N
G
r
e
w
o
P
.
d
n
u
o
r
g
y
l
p
p
u
s
r
e
w
o
P
5
0
Q
n
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
t
u
p
n
i
k
c
o
l
c
f
o
n
o
i
s
r
e
v
d
e
t
r
e
v
n
I
6
1
Q
n
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
t
u
p
n
i
k
c
o
l
c
f
o
n
o
i
s
r
e
v
d
e
t
r
e
v
n
I
7
2
Q
n
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
t
u
p
n
i
k
c
o
l
c
f
o
n
o
i
s
r
e
v
d
e
t
r
e
v
n
I
8
3
Q
n
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
t
u
p
n
i
k
c
o
l
c
f
o
n
o
i
s
r
e
v
d
e
t
r
e
v
n
I
:
E
T
O
N
n
w
o
d
ll
u
P
.
s
e
u
l
a
v
l
a
c
i
p
y
t
r
o
f
,
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
n
i
P
,
2
e
l
b
a
T
e
e
S
.
s
r
o
t
s
i
s
e
r
t
u
p
n
i
l
a
n
r
e
t
n
i
o
t
s
r
e
f
e
r
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
C
N
I
e
c
n
a
t
i
c
a
p
a
C
t
u
p
n
I
4
F
p
C
D
P
e
c
n
a
t
i
c
a
p
a
C
n
o
i
t
a
p
i
s
s
i
D
r
e
w
o
P
)
t
u
p
t
u
o
r
e
p
(
V
D
D
V
,
O
D
D
V
5
6
4
.
3
=
5
1
F
p
R
N
W
O
D
L
L
U
P
r
o
t
s
i
s
e
R
n
w
o
d
ll
u
P
t
u
p
n
I
1
5
k
R
T
U
O
e
c
n
a
d
e
p
m
I
t
u
p
t
u
O
7
8304AM-01
www.icst.com/products/hiperclocks.html
REV. D MAY 23, 2005
3
Integrated
Circuit
Systems, Inc.
ICS8304-01
L
OW
S
KEW
, 1-
TO
-4
LVCMOS / LVTTL I
NVERTING
F
ANOUT
B
UFFER
T
ABLE
3A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V5%, T
A
= 0C
TO
70C
T
ABLE
3B. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V5%, T
A
= 0C
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
e
r
o
C
5
3
1
.
3
3
.
3
5
6
4
.
3
V
V
O
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
r
e
w
o
P
t
u
p
t
u
O
5
3
1
.
3
3
.
3
5
6
4
.
3
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
5
1
A
m
I
O
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
t
u
p
t
u
O
8
A
m
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
I
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
2
V
D
D
3
.
0
+
V
V
L
I
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
3
.
0
-
3
.
1
V
I
H
I
t
n
e
r
r
u
C
h
g
i
H
t
u
p
n
I
V
D
D
V
=
N
I
V
5
6
4
.
3
=
0
5
1
A
I
L
I
t
n
e
r
r
u
C
w
o
L
t
u
p
n
I
V
D
D
V
,
V
5
6
4
.
3
=
N
I
V
0
=
5
-
A
V
H
O
1
E
T
O
N
;
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
6
.
2
V
V
L
O
1
E
T
O
N
;
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
5
.
0
V
0
5
h
t
i
w
d
e
t
a
n
i
m
r
e
t
s
t
u
p
t
u
O
:
1
E
T
O
N
V
o
t
O
D
D
,
"
n
o
i
t
c
e
S
n
o
i
t
a
m
r
o
f
n
I
t
n
e
m
e
r
u
s
a
e
M
r
e
t
e
m
a
r
a
P
e
e
S
.
2
/
.
"
t
i
u
c
r
i
C
t
s
e
T
d
a
o
L
t
u
p
t
u
O
V
3
.
3
"
T
ABLE
4A. AC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V5%, T
A
= 0C
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
6
6
1
z
H
M
t
D
P
1
E
T
O
N
;
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
z
H
M
6
6
1
3
.
2
5
.
3
s
n
t
)
o
(
k
s
4
,
2
E
T
O
N
;
w
e
k
S
t
u
p
t
u
O
0
5
s
p
t
)
p
p
(
k
s
4
,
3
E
T
O
N
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
0
0
6
s
p
t
R
e
m
i
T
e
s
i
R
t
u
p
t
u
O
%
0
7
o
t
%
0
3
0
5
2
0
0
5
s
p
t
F
e
m
i
T
ll
a
F
t
u
p
t
u
O
%
0
7
o
t
%
0
3
0
5
2
0
0
5
s
p
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
f
z
H
M
6
6
1
0
4
0
6
%
.
e
s
i
w
r
e
h
t
o
d
e
t
o
n
s
s
e
l
n
u
z
H
M
6
6
1
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
V
m
o
r
f
d
e
r
u
s
a
e
M
:
1
E
T
O
N
D
D
V
o
t
t
u
p
n
i
e
h
t
f
o
2
/
O
D
D
f
o
e
g
d
e
g
n
i
s
i
r
e
h
t
m
o
r
f
d
e
r
u
s
a
e
M
.
t
u
p
t
u
o
e
h
t
f
o
2
/
.
t
u
p
t
u
o
e
h
t
f
o
e
g
d
e
g
n
il
l
a
f
e
h
t
o
t
t
u
p
n
i
e
h
t
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
2
E
T
O
N
V
t
a
d
e
r
u
s
a
e
M
O
D
D
.
2
/
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
g
n
i
t
a
r
e
p
o
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
3
E
T
O
N
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
V
t
a
O
D
D
.
2
/
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
4
E
T
O
N
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
X
4.6V
Inputs, V
DD
-0.5V to V
DD
+ 0.5 V
Outputs, V
DDO
-0.5V to V
DDO
+ 0.5V
Package Thermal Impedance,
JA
112.7C/W (0 lfpm)
Storage Temperature, T
STG
-65C to 150C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
8304AM-01
www.icst.com/products/hiperclocks.html
REV. D MAY 23, 2005
4
Integrated
Circuit
Systems, Inc.
ICS8304-01
L
OW
S
KEW
, 1-
TO
-4
LVCMOS / LVTTL I
NVERTING
F
ANOUT
B
UFFER
T
ABLE
4B. AC C
HARACTERISTICS
,
V
DD
= 3.3V5%, V
DDO
= 2.5V5%, T
A
= 0C
TO
70C
T
ABLE
3C. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= 3.3V5%, V
DDO
= 2.5V5%, T
A
= 0C
TO
70C
T
ABLE
3D. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DD
= 3.3V5%, V
DDO
= 2.5V5%, T
A
= 0C
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
e
r
o
C
5
3
1
.
3
3
.
3
5
6
4
.
3
V
V
O
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
t
u
p
t
u
O
5
7
3
.
2
5
.
2
5
2
6
.
2
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
5
1
A
m
I
O
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
t
u
p
t
u
O
8
A
m
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
I
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
2
V
D
D
3
.
0
+
V
V
L
I
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
3
.
0
-
3
.
1
V
I
H
I
t
n
e
r
r
u
C
h
g
i
H
t
u
p
n
I
V
D
D
V
=
N
I
V
5
6
4
.
3
=
0
5
1
A
I
L
I
t
n
e
r
r
u
C
w
o
L
t
u
p
n
I
V
D
D
V
,
V
5
6
4
.
3
=
N
I
V
0
=
5
-
A
V
H
O
1
E
T
O
N
;
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
1
.
2
V
V
L
O
1
E
T
O
N
;
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
5
.
0
V
0
5
h
t
i
w
d
e
t
a
n
i
m
r
e
t
s
t
u
p
t
u
O
:
1
E
T
O
N
V
o
t
O
D
D
,
n
o
i
t
c
e
S
n
o
i
t
a
m
r
o
f
n
I
t
n
e
m
e
r
u
s
a
e
M
r
e
t
e
m
a
r
a
P
e
e
S
.
2
/
.
"
t
i
u
c
r
i
C
t
s
e
T
d
a
o
L
t
u
p
t
u
O
V
5
.
2
/
V
3
.
3
"
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
m
u
m
i
x
a
M
6
6
1
z
H
M
t
D
P
1
E
T
O
N
;
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
z
H
M
6
6
1
5
.
2
6
.
3
s
n
t
)
o
(
k
s
4
,
2
E
T
O
N
;
w
e
k
S
t
u
p
t
u
O
0
5
s
p
t
)
p
p
(
k
s
4
,
3
E
T
O
N
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
0
0
6
s
p
t
R
e
m
i
T
e
s
i
R
t
u
p
t
u
O
%
0
7
o
t
%
0
3
0
5
2
0
0
5
s
p
t
F
e
m
i
T
ll
a
F
t
u
p
t
u
O
%
0
7
o
t
%
0
3
0
5
2
0
0
5
s
p
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
f
z
H
M
6
6
1
0
4
0
6
%
.
e
s
i
w
r
e
h
t
o
d
e
t
o
n
s
s
e
l
n
u
z
H
M
6
6
1
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
V
m
o
r
f
d
e
r
u
s
a
e
M
:
1
E
T
O
N
D
D
V
o
t
t
u
p
n
i
e
h
t
f
o
2
/
O
D
D
f
o
e
g
d
e
g
n
i
s
i
r
e
h
t
m
o
r
f
d
e
r
u
s
a
e
M
.
t
u
p
t
u
o
e
h
t
f
o
2
/
.
t
u
p
t
u
o
e
h
t
f
o
e
g
d
e
g
n
il
l
a
f
e
h
t
o
t
t
u
p
n
i
e
h
t
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
2
E
T
O
N
V
t
a
d
e
r
u
s
a
e
M
O
D
D
.
2
/
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
g
n
i
t
a
r
e
p
o
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
3
E
T
O
N
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
V
t
a
O
D
D
.
2
/
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
4
E
T
O
N
8304AM-01
www.icst.com/products/hiperclocks.html
REV. D MAY 23, 2005
5
Integrated
Circuit
Systems, Inc.
ICS8304-01
L
OW
S
KEW
, 1-
TO
-4
LVCMOS / LVTTL I
NVERTING
F
ANOUT
B
UFFER
3.3V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
3.3V/2.5V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
P
ART
-
TO
-P
ART
S
KEW
O
UTPUT
S
KEW
O
UTPUT
D
UTY
C
YLE
/P
ULSE
W
IDTH
/P
ERIOD
O
UTPUT
R
ISE
/F
ALL
T
IME
P
ROPAGATION
D
ELAY
P
ARAMETER
M
EASUREMENT
I
NFORMATION
SCOPE
Qx
LVCMOS
V
DDO
2
V
DD
V
DDO
2.05V5%
-1.25V5%
1.25V5%
SCOPE
Qx
LVCMOS
V
DDO
2
-1.65V5%
1.65V5%
Clock
Outputs
30%
70%
70%
30%
t
R
t
F
nQx
nQy
tsk(o)
V
DDO
2
V
DDO
2
nQx
nQy
PART 1
PART 2
tsk(pp)
V
DDO
2
V
DDO
2
t
PERIOD
V
DDO
2
t
PW
nQ0:nQ3
CLK
nQ0:nQ3
t
PD
V
DD
2
V
DDO
2
V
DD
,
V
DDO
GND
GND