ChipFind - документация

Электронный компонент: ICS855011

Скачать:  PDF   ZIP
ICS855011 Preliminary Data Sheet
background image
855011AM
www.icst.com/products/hiperclocks.html
REV. A AUGUST 18, 2004
1
Integrated
Circuit
Systems, Inc.
ICS855011
L
OW
S
KEW
, 1-
TO
-2
D
IFFERENTIAL
-
TO
-2.5V/3.3V CML F
ANOUT
B
UFFER
PRELIMINARY
G
ENERAL
D
ESCRIPTION
The ICS85 5011 is a low skew, high perfor-
mance 1 - t o - 2 Differential-to-2.5V/3.3V CML
F a n o u t B u f f e r a n d a m e m b e r o f t h e
HiPerClockS TM
family of High Perfor mance
Clock Solutions from ICS. The ICS855011
is characterized to operate from either a 2.5V or a 3.3V
power supply. Guaranteed output and par t-to-par t skew
characteristics make the ICS855011 ideal for those
clock distribution applications demanding well defined
perfor mance and repeatability.
F
EATURES
2 differential 2.5V/3.3V CML outputs
1 differential PCLK, nPCLK input pair
PCLK, nPCLK pair can accept the following
differential input levels: LVPECL, LVDS, CML, SSTL
Output frequency: >3GHz
Translates any single ended input signal to 3.3V
LVPECL levels with resistor bias on nPCLK input
Output skew: 5ps (typical)
Part-to-part skew: TBD
Propagation delay: 242ps (typical)
Operating voltage supply range:
V
CC
= 2.375V to 3.8V, V
EE
= 0V
-40C to 85C ambient operating temperature
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
ICS855011
8-Lead SOIC
3.90mm x 4.90mm x 1.37mm package body
M Package
Top View
Q0
nQ0
Q1
nQ1
1
2
3
4
HiPerClockSTM
ICS
Vcc
PCLK
nPCLK
V
EE
8
7
6
5
Q0
nQ0
Q1
nQ1
PCLK
nPCLK
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
background image
855011AM
www.icst.com/products/hiperclocks.html
REV. A AUGUST 18, 2004
2
Integrated
Circuit
Systems, Inc.
ICS855011
L
OW
S
KEW
, 1-
TO
-2
D
IFFERENTIAL
-
TO
-2.5V/3.3V CML F
ANOUT
B
UFFER
PRELIMINARY
T
ABLE
1. P
IN
D
ESCRIPTIONS
T
ABLE
2. P
IN
C
HARACTERISTICS
r
e
b
m
u
N
e
m
a
N
e
p
y
T
n
o
i
t
p
i
r
c
s
e
D
2
,
1
0
Q
n
,
0
Q
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
M
C
.
r
i
a
p
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
f
i
D
4
,
3
1
Q
n
,
1
Q
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
M
C
.
r
i
a
p
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
f
i
D
5
V
E
E
r
e
w
o
P
.
n
i
p
y
l
p
p
u
s
e
v
i
t
a
g
e
N
6
K
L
C
P
n
t
u
p
n
I
p
u
ll
u
P
.
t
u
p
n
i
k
c
o
l
c
L
C
E
P
V
L
l
a
i
t
n
e
r
e
f
f
i
d
g
n
i
t
r
e
v
n
I
7
K
L
C
P
t
u
p
n
I
n
w
o
d
ll
u
P
.
t
u
p
n
i
k
c
o
l
c
l
a
i
t
n
e
r
e
f
f
i
d
L
C
E
P
V
L
g
n
i
t
r
e
v
n
i
-
n
o
N
8
V
C
C
r
e
w
o
P
.
n
i
p
y
l
p
p
u
s
e
v
i
t
i
s
o
P
:
E
T
O
N
n
w
o
d
ll
u
P
d
n
a
p
u
ll
u
P
.
s
e
u
l
a
v
l
a
c
i
p
y
t
r
o
f
,
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
n
i
P
,
2
e
l
b
a
T
e
e
S
.
s
r
o
t
s
i
s
e
r
t
u
p
n
i
l
a
n
r
e
t
n
i
o
t
r
e
f
e
r
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
R
N
W
O
D
L
L
U
P
r
o
t
s
i
s
e
R
n
w
o
d
ll
u
P
t
u
p
n
I
5
7
K
R
P
U
L
L
U
P
r
o
t
s
i
s
e
R
p
u
ll
u
P
t
u
p
n
I
5
7
K
background image
855011AM
www.icst.com/products/hiperclocks.html
REV. A AUGUST 18, 2004
3
Integrated
Circuit
Systems, Inc.
ICS855011
L
OW
S
KEW
, 1-
TO
-2
D
IFFERENTIAL
-
TO
-2.5V/3.3V CML F
ANOUT
B
UFFER
PRELIMINARY
T
ABLE
3A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
CC
= 2.375V
TO
3.8V; V
EE
= 0V
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
C
C
e
g
a
t
l
o
V
y
l
p
p
u
S
e
v
i
t
i
s
o
P
5
7
3
.
2
3
.
3
8
.
3
V
I
E
E
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
0
5
A
m
A
BSOLUTE
M
AXIMUM
R
ATINGS
T
ABLE
3B. LVPECL DC C
HARACTERISTICS
,
V
CC
= 2.375V
TO
3.8V; V
EE
= 0V
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage
to the device. These ratings are stress specifi-
cations only. Functional operation of product at
these conditions or any conditions beyond those
listed in the
DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maxi-
mum rating conditions for extended periods may
affect product reliability.
Supply Voltage, V
CC
4.6V (CML mode, V
EE
= 0)
Inputs, V
I
-0.5V to V
CC
+ 0.5 V
Outputs, I
O
Continuous Current
20mA
Surge Current
40mA
Operating Temperature Range, TA -40C to +85C
Storage Temperature, T
STG
-65C to 150C
Package Thermal Impedance,
JA
112.7C/W (0 lfpm)
(Junction-to-Ambient)
T
ABLE
3C. CML DC C
HARACTERISTICS
,
V
CC
= 2.375V
TO
3.8V; V
EE
= 0V
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
O
1
E
T
O
N
;
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
V
C
C
0
2
0
.
0
-
V
C
C
0
1
0
.
0
-
V
C
C
V
V
T
U
O
g
n
i
w
S
e
g
a
t
l
o
V
t
u
p
t
u
O
5
2
3
0
0
4
V
m
V
T
U
O
_
F
F
I
D
g
n
i
w
S
e
g
a
t
l
o
V
t
u
p
t
u
O
l
a
i
t
n
e
r
e
f
f
i
D
0
5
6
0
0
8
V
m
R
T
U
O
e
c
n
a
d
e
p
m
I
e
c
r
u
o
S
t
u
p
t
u
O
0
4
0
5
0
6
0
0
1
h
t
i
w
d
e
t
a
n
i
m
r
e
t
s
t
u
p
t
u
O
:
1
E
T
O
N
.
r
i
a
p
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
f
i
d
s
s
o
r
c
a
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
I
H
I
t
n
e
r
r
u
C
h
g
i
H
t
u
p
n
I
K
L
C
P
V
C
C
V
=
N
I
V
8
.
3
=
0
5
1
A
K
L
C
P
n
V
C
C
V
=
N
I
V
8
.
3
=
5
A
I
L
I
t
n
e
r
r
u
C
w
o
L
t
u
p
n
I
K
L
C
P
V
C
C
V
,
V
8
.
3
=
N
I
V
0
=
5
-
A
K
L
C
P
n
V
C
C
V
,
V
8
.
3
=
N
I
V
0
=
0
5
1
-
A
V
P
P
e
g
a
t
l
o
V
t
u
p
n
I
k
a
e
P
-
o
t
-
k
a
e
P
3
.
0
1
V
V
R
M
C
;
e
g
a
t
l
o
V
t
u
p
n
I
e
d
o
M
n
o
m
m
o
C
2
,
1
E
T
O
N
V
E
E
5
.
1
+
V
C
C
V
V
s
a
d
e
n
i
f
e
d
s
i
e
g
a
t
l
o
v
e
d
o
m
n
o
m
m
o
C
:
1
E
T
O
N
H
I
.
V
s
i
K
L
C
P
n
d
n
a
K
L
C
P
r
o
f
e
g
a
t
l
o
v
t
u
p
n
i
m
u
m
i
x
a
m
e
h
t
,
s
n
o
i
t
a
c
il
p
p
a
d
e
d
n
e
e
l
g
n
i
s
r
o
F
:
2
E
T
O
N
C
C
.
V
3
.
0
+
background image
855011AM
www.icst.com/products/hiperclocks.html
REV. A AUGUST 18, 2004
4
Integrated
Circuit
Systems, Inc.
ICS855011
L
OW
S
KEW
, 1-
TO
-2
D
IFFERENTIAL
-
TO
-2.5V/3.3V CML F
ANOUT
B
UFFER
PRELIMINARY
T
ABLE
4. AC C
HARACTERISTICS
,
V
CC
= 0V; V
EE
= -3.8V
TO
-2.375V
OR
V
CC
= 2.375
TO
3.8V; V
EE
= 0V
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
n
o
i
t
i
d
n
o
C
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
3
>
z
H
G
t
D
P
;
)
l
a
i
t
n
e
r
e
f
f
i
D
(
;
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
1
E
T
O
N
2
4
2
s
p
t
)
o
(
k
s
4
,
2
E
T
O
N
;
w
e
k
S
t
u
p
t
u
O
5
s
p
t
)
p
p
(
k
s
4
,
3
E
T
O
N
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
D
B
T
s
p
t
R
/t
F
e
m
i
T
ll
a
F
/
e
s
i
R
t
u
p
t
u
O
%
0
8
o
t
%
0
2
0
4
1
s
p
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
0
5
s
p
t
a
d
e
z
i
r
e
t
c
a
r
a
h
c
s
r
e
t
e
m
a
r
a
p
ll
A
.
d
e
t
o
n
e
s
i
w
r
e
h
t
o
s
s
e
l
n
u
z
H
G
1
R
L
0
0
1
=
.
r
i
a
p
t
u
p
t
u
o
h
c
a
e
r
e
t
f
a
.
t
n
i
o
p
g
n
i
s
s
o
r
c
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
f
i
d
e
h
t
o
t
t
n
i
o
p
g
n
i
s
s
o
r
c
t
u
p
n
i
l
a
i
t
n
e
r
e
f
f
i
d
e
h
t
m
o
r
f
d
e
r
u
s
a
e
M
:
1
E
T
O
N
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
2
E
T
O
N
.
s
t
n
i
o
p
s
s
o
r
c
l
a
i
t
n
e
r
e
f
f
i
d
t
u
p
t
u
o
e
h
t
t
a
d
e
r
u
s
a
e
M
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
g
n
i
t
a
r
e
p
o
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
3
E
T
O
N
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
.
s
t
n
i
o
p
s
s
o
r
c
l
a
i
t
n
e
r
e
f
f
i
d
e
h
t
t
a
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
4
E
T
O
N
background image
855011AM
www.icst.com/products/hiperclocks.html
REV. A AUGUST 18, 2004
5
Integrated
Circuit
Systems, Inc.
ICS855011
L
OW
S
KEW
, 1-
TO
-2
D
IFFERENTIAL
-
TO
-2.5V/3.3V CML F
ANOUT
B
UFFER
PRELIMINARY
P
ARAMETER
M
EASUREMENT
I
NFORMATION
O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
D
IFFERENTIAL
I
NPUT
L
EVEL
O
UTPUT
S
KEW
P
ART
-
TO
-P
ART
S
KEW
O
UTPUT
R
ISE
/F
ALL
T
IME
P
ROPAGATION
D
ELAY
V
CMR
Cross Points
V
PP
V
EE
nPCLK
V
CC
PCLK
tsk(pp)
t
sk(o)
nQx
Qx
nQy
Qy
PART 1
PART 2
nQx
Qx
nQy
Qy
Clock
Outputs
20%
80%
80%
20%
t
R
t
F
V
SW I N G
t
PD
nPCLK
Q0, Q1
nQ0, nQ1
PCLK
O
UTPUT
D
UTY
C
YCLE
/P
ULSE
W
IDTH
/P
ERIOD
Pulse Width
t
PERIOD
t
PW
t
PERIOD
odc =
Q0, Q1
nQ0, nQ1
SCOPE
nQx
Qx
Power
Supply
V
EE
V
CC
Float
GND
GND
3.3V 5%
or
2.5V 5%
CML with Internal Pullup
+
-

Document Outline