87158AG
www.icst.com/products/hiperclocks.html
REV. A JANUARY 15, 2003
1
Integrated
Circuit
Systems, Inc.
ICS87158
1-
TO
-6, D
IFFERENTIAL
-
TO
-HCSL
1, 2, 4 C
LOCK
G
ENERATOR
G
ENERAL
D
ESCRIPTION
The ICS87158 is a high performance 1-to-6 Differ-
ential-to-HCSL/LVCMOS Clock Generator and is
a member of the HiPerClockS family of High Per-
formance Clock Solutions from ICS. The ICS87158
has one differential input (which can accept LVDS,
LVPECL, LVHSTL, SSTL, HCSL), six differential HCSL output
pairs and two complementary LVCMOS/LVTTL outputs. The six
HCSL output pairs can be individually configured for divide-by-
1, 2, and 4 or high impedance by use of select pins. The two
complementary LVCMOS/LVTTL outputs can be configured for
divide by 2, divide by 4, high impedance, or driven low for low
power operation.
The primary use of the ICS87158 is in Intel
E8870 chipsets that
use Intel
Pentium 4 processors. The ICS87158 converts the
differential clock from the main system clock into HCSL clocks
used by Intel
Pentium 4 processors. However, the ICS87158 is
a highly flexible, general purpose device that operates up to
600MHz and can be used in any situation where Differential-to-
HCSL translation is required.
F
EATURES
6 HCSL outputs
2 LVCMOS/LVTTL outputs
1 Differential clock input pair
PCLK, nPCLK supports the following input types:
LVDS, LVPECL, LVHSTL, SSTL, HCSL
Maximum output frequency: 600MHz (maximum)
Output skew
:
100ps (maximum)
Propagation delay: 4ns (maximum)
3.3V operating supply
0C to 85C ambient operating temperature
Industrial temperature information available upon request
HiPerClockSTM
,&6
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
GND
V
DD
V
DD
_R
PCLK
nPCLK
GND_R
V
DD
_M
MREF
nMREF
GND_M
V
DD
GND
V
DD
_L
V
DD
GND_L
SEL_T
MULT_0
MULT_1
V
DD
_L
GND_L
SEL_A
SEL_B
SEL_U
PWR_DWN#
V
DD
GND_H
V
DD
_H
HOST_P1
HOST_N1
GND_H
HOST_P2
HOST_N2
V
DD
_H
HOST_P3
HOST_N3
GND_H
HOST_P4
HOST_N4
V
DD
_H
HOST_P5
HOST_N5
GND_H
HOST_P6
HOST_N6
V
DD
_H
IREF
GND_I
V
DD
_I
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
48-Lead TSSOP
6.1mm x 12.5mm x .92mm body package
G Package
Top View
48-Lead SSOP
7.5mm x 15.9mm x 2.3mm body package
F Package
Top View
V
DD
HOST_P1
HOST_N1
GND_H
V
DD
HOST_P6
HOST_N6
GND_H
V
DD
HOST_P2
HOST_N2
GND_H
V
DD
HOST_P3
HOST_N3
GND_H
V
DD
HOST_P4
HOST_N4
GND_H
V
DD
HOST_P5
HOST_N5
GND_H
V
DD
MREF
nMREF
GND_H
CURRENT
ADJUST
1,2,4
MULT_0
MULT_1
IREF
PWR_DWN#
SEL_T
PCLK
nPCLK
SEL_A
SEL_B
SEL_U
DIVIDER
CONTROL
v
-
+
1,2,4
2,4
NOTE: Intel and Pentium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
87158AG
www.icst.com/products/hiperclocks.html
REV. A JANUARY 15, 2003
4
Integrated
Circuit
Systems, Inc.
ICS87158
1-
TO
-6, D
IFFERENTIAL
-
TO
-HCSL
1, 2, 4 C
LOCK
G
ENERATOR
T
ABLE
4C. D
IFFERENTIAL
DC C
HARACTERISTICS
,
V
DD
= 3.3V5%, T
A
= 0C
TO
85C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
I
H
I
t
n
e
r
r
u
C
h
g
i
H
t
u
p
n
I
K
L
C
P
n
,
K
L
C
P
V
D
D
V
=
N
I
V
5
6
4
.
3
=
5
A
I
L
I
t
n
e
r
r
u
C
w
o
L
t
u
p
n
I
K
L
C
P
n
,
K
L
C
P
V
D
D
V
,
V
5
6
4
.
3
=
N
I
V
0
=
5
-
A
V
P
P
e
g
a
t
l
o
V
t
u
p
n
I
k
a
e
P
-
o
t
-
k
a
e
P
5
1
.
0
3
.
1
V
V
R
M
C
2
,
1
E
T
O
N
;
e
g
a
t
l
o
V
t
u
p
n
I
e
d
o
M
n
o
m
m
o
C
5
.
0
+
D
N
G
V
D
D
5
8
.
0
-
V
.
F
E
R
M
n
o
t
u
o
z
H
M
0
5
d
n
a
X
X
_
T
S
O
H
n
o
t
u
o
z
H
M
0
0
1
,
n
i
z
H
M
0
0
2
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
V
r
o
f
t
e
s
t
s
u
j
d
a
t
n
e
r
r
u
C
H
O
.
y
l
n
o
s
t
u
p
t
u
o
X
X
_
T
S
O
H
o
t
r
e
f
e
r
s
t
n
e
m
e
r
u
s
a
e
M
.
V
7
.
0
=
V
s
a
d
e
n
i
f
e
d
s
i
e
g
a
t
l
o
v
e
d
o
m
n
o
m
m
o
C
:
1
E
T
O
N
H
I
.
V
s
i
K
L
C
P
n
,
K
L
C
P
r
o
f
e
g
a
t
l
o
v
t
u
p
n
i
m
u
m
i
x
a
m
e
h
t
,
s
n
o
i
t
a
c
il
p
p
a
d
e
d
n
e
e
l
g
n
i
s
r
o
F
:
2
E
T
O
N
D
D
.
V
3
.
0
+
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= 3.3V5%, T
A
= 0C
TO
85C
T
ABLE
4B. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DD
= 3.3V5%, T
A
= 0C
TO
85C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
e
v
i
t
i
s
o
P
5
3
1
.
3
3
.
3
5
6
4
.
3
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
8
4
A
m
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
I
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
2
V
D
D
3
.
0
+
V
m
V
L
I
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
3
.
0
-
8
.
0
V
m
I
H
I
t
n
e
r
r
u
C
h
g
i
H
t
u
p
n
I
#
N
W
D
_
R
W
P
,
1
_
T
L
U
M
V
D
D
V
=
N
I
V
5
6
4
.
3
=
5
A
,
B
_
L
E
S
,
A
_
L
E
S
,
U
_
L
E
S
,
T
_
L
E
S
0
_
T
L
U
M
V
D
D
V
=
N
I
V
5
6
4
.
3
=
0
5
1
A
I
L
I
t
n
e
r
r
u
C
w
o
L
t
u
p
n
I
#
N
W
D
_
R
W
P
,
1
_
T
L
U
M
V
D
D
V
,
V
5
6
4
.
3
=
N
I
V
0
=
0
5
1
-
A
,
B
_
L
E
S
,
A
_
L
E
S
U
_
L
E
S
,
T
_
L
E
S
0
_
T
L
U
M
V
D
D
V
,
V
5
6
4
.
3
=
N
I
V
0
=
5
-
A
V
H
O
1
E
T
O
N
;
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
6
.
2
V
V
L
O
1
E
T
O
N
;
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
5
.
0
V
.
F
E
R
M
n
o
t
u
o
z
H
M
0
5
d
n
a
X
X
_
T
S
O
H
n
o
t
u
o
z
H
M
0
0
1
,
n
i
z
H
M
0
0
2
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
V
r
o
f
t
e
s
t
s
u
j
d
a
t
n
e
r
r
u
C
H
O
.
y
l
n
o
s
t
u
p
t
u
o
X
X
_
T
S
O
H
o
t
r
e
f
e
r
s
t
n
e
m
e
r
u
s
a
e
M
.
V
7
.
0
=
0
5
h
t
i
w
d
e
t
a
n
i
m
r
e
t
s
t
u
p
t
u
O
:
1
E
T
O
N
V
o
t
D
D
,
n
o
i
t
c
e
S
n
o
i
t
a
m
r
o
f
n
I
t
n
e
m
e
r
u
s
a
e
M
r
e
t
m
a
r
a
P
e
e
S
.
2
/
.
"
t
i
u
c
r
i
C
t
s
e
T
d
a
o
L
t
u
p
t
u
O
V
3
.
3
"
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
4.6V
Inputs, V
I
-0.5V to V
DD
+ 0.5 V
Outputs, V
O
-0.5V to V
DD
+ 0.5V
Package Thermal Impedance,
JA
58.3C/W (0 lfpm)
Storage Temperature, T
STG
-65C to 150C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
PDF 
ZIP
