2002 Integrated Device Technology, Inc.
DECEMBER 2002
DSC 3495/8
1
Functional Block Diagram
Features:
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
Commercial: 9/12/15ns (max.)
Industrial: 12ns (max.)
Low-power operation
IDT709079S
Active: 950mW (typ.)
Standby: 5mW (typ.)
IDT709079L
Active: 950mW (typ.)
Standby: 1mW (typ.)
Flow-Through or Pipelined output mode on either port via
the FT/PIPE
R
pin
Counter enable and reset features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
4ns setup to clock and 1ns hold on all control, data,
and address inputs
Data input, address, and control registers
Fast 9ns clock to data out in the Pipelined output mode
Self-timed write allows fast cycle time
15ns cycle time, 66MHz operation in the Pipelined
output mode
TTL- compatible, single 5V (10%) power supply
Industrial temperature range (40C to +85C) is
available for selected speeds
Available in a 100 pin Thin Quad Flatpack (TQFP)
HIGH-SPEED 32K x 8
SYNCHRONOUS
DUAL-PORT STATIC RAM
PRELIMINARY
IDT709079S/L
0
1
0/1
1
0/1
0
R/
W
R
OE
R
CE
0R
CE
1R
FT
/PIPE
R
I/O
0R
- I/O
7R
I/O
Control
MEMORY
ARRAY
Counter/
Address
Reg.
I/O
Control
3495 drw 01
A
14R
A
0R
CLK
R
ADS
R
CNTEN
R
CNTRST
R
A
0L
CLK
L
ADS
L
A
14L
CNTEN
L
CNTRST
L
Counter/
Address
Reg.
R/
W
L
CE
0L
OE
L
CE
1L
I/O
0L
- I/O
7L
1
0/1
0
FT
/PIPE
L
0
1
0/1
6.42
IDT709079S/L Preliminary
High-Speed 32K x 8 Synchronous Pipelined Dual-Port Static RAM Industrial and Commercial Temperature Ranges
2
Description:
The IDT709079 is a high-speed 32K x 8 bit synchronous Dual-Port
RAM. The memory array utilizes Dual-Port memory cells to allow
simultaneous access of any address from both ports. Registers on control,
data, and address inputs provide minimal setup and hold times. The timing
latitude provided by this approach allows systems to be designed with very
short cycle times.
Pin Configurations
(1,2,3)
NOTES:
1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. Package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.
With an input data register, the IDT709079 has been optimized for
applications having unidirectional or bidirectional data flow in bursts. An
automatic power down feature, controlled by CE
0
and CE
1,
permits the
on-chip circuitry of each port to enter a very low standby power mode.
Fabricated using IDT's CMOS high-performance technology, these
devices typically operate on only 950mW of power.
Index
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
IDT709079PF
PN100-1
(4)
100-PIN TQFP
TOP VIEW
(5)
NC
GND
FT
/PIPE
R
OE
R
R/
W
R
CNTRST
R
CE
1R
CE
0R
NC
NC
GND
A
12R
A
13R
A
11R
A
10R
A
9R
A
8R
A
7R
NC
NC
A
14R
NC
NC
NC
3495 drw 02
NC
NC
FT
/PIPE
L
OE
L
R/
W
L
CNTRST
L
CE
1L
CE
0L
NC
NC
NC
V
CC
NC
A
14L
A
13L
A
8L
A
7L
NC
NC
NC
A
12L
A
11L
A
10L
A
9L
I
/
O
6
R
I
/
O
5
R
I
/
O
4
R
I
/
O
3
R
I
/
O
2
R
I
/
O
0
R
I
/
O
0
L
I
/
O
I
L
G
N
D
I
/
O
2
L
I
/
O
4
L
I
/
O
5
L
I
/
O
6
L
I
/
O
7
L
I
/
O
3
L
I
/
O
1
R
I
/
O
7
R
N
C
N
C
A
6
R
A
5
R
A
4
R
A
3
R
A
2
R
A
1
R
A
0
R
C
N
T
E
N
R
C
L
K
R
A
D
S
R
A
D
S
L
C
L
K
L
C
N
T
E
N
L
A
0
L
A
2
L
A
3
L
A
5
L
A
6
L
A
1
L
A
4
L
NC
NC
N
C
N
C
V
C
C
G
N
D
V
C
C
G
N
D
N
C
N
C
G
N
D
N
C
N
C
,
03/18/02
6.42
IDT709079S/L Preliminary
High-Speed 32K x 8 Synchronous Pipelined Dual-Port Static RAM Industrial and Commercial Temperature Ranges
3
Pin Names
NOTES:
1. "H" = V
IH,
"L" = V
IL,
"X" = Don't Care.
2. CE
0
and OE = V
IL
; CE
1
and R/W = V
IH
.
3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
4. ADS is independent of all other signals including CE
0
and CE
1
.
5. The address counter advances if CNTEN = V
IL
on the rising edge of CLK, regardless of all other signals including CE
0
and CE
1
.
Truth Table II--Address Counter Control
(1,2)
Truth Table I--Read/Write and En-
able Control
(1,2,3)
NOTES:
1. "H" = V
IH,
"L" = V
IL,
"X" = Don't Care.
2. ADS, CNTEN, CNTRST = X.
3. OE is an asynchronous input signal.
Left Port
Right Port
Names
CE
0L
, CE
1L
CE
0R
, CE
1R
Chip Enables
R/W
L
R/W
R
Read/Write Enable
OE
L
OE
R
Output Enable
A
0L
- A
14L
A
0R
- A
14R
Address
I/O
0L
- I/O
7L
I/O
0R
- I/O
7R
Data Input/Output
CLK
L
CLK
R
Clock
ADS
L
ADS
R
Address Strobe
CNTEN
L
CNTEN
R
Counter Enable
CNTRST
L
CNTRST
R
Counter Reset
FT
/PIPE
L
FT
/PIPE
R
Flow-Through/Pipeline
V
CC
Power
GND
Ground
3495 tbl 01
OE
CLK
CE
0
CE
1
R/
W
I/O
0-7
Mode
X
H
X
X
High-Z
Deselected
X
X
L
X
High-Z
Deselected
X
L
H
L
D
IN
Write
L
L
H
H
D
OUT
Read
H
X
L
H
X
High-Z
Outputs Disabled
3495 tbl 02
Address
Previous
Address
Addr
Used
CLK
ADS
CNTEN
CNTRST
I/O
(3)
MODE
X
X
0
X
X
L
(4)
D
I/O
(0)
Counter Reset to Address 0
An
X
An
L
(4)
X
H
D
I/O
(n)
External Address Used
An
Ap
Ap
H
H
H
D
I/O
(p)
External Address Blocked--Counter disabled (Ap reused)
X
Ap
Ap + 1
H
L
(5)
H
D
I/O
(p+1) Counter Enabled--Internal Address generation
3495 tbl 03
6.42
IDT709079S/L Preliminary
High-Speed 32K x 8 Synchronous Pipelined Dual-Port Static RAM Industrial and Commercial Temperature Ranges
4
Recommended DC Operating
Conditions
Recommended Operating
Temperature and Supply Voltage
(1)
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliabil-
ity.
2. V
TERM
must not exceed V
cc
+10% for more than 25% of the cycle
time or 10ns maximum, and is limited to < 20mA for the period of
V
TERM
> V
cc
+ 10%.
Absolute Maximum Ratings
(1)
NOTES:
1. These parameters are determined by device characterization, but are not pro-
duction tested.
2. 3dV references the interpolated capacitance when the input and output switch
from 0V to 3V or from 3V to 0V.
3. C
OUT
also references C
I/O
.
Capacitance
(T
A
= +25C, f = 1.0MH
z
)
NOTES:
1. This is the parameter T
A
. This is the "instant on" case temperature.
NOTES:
1. V
TERM
must not exceed V
CC
+10%.
2. V
IL
> -1.5V for pulse width less than 10ns.
Grade
Ambient
Temperature
(1)
GND
Vcc
Commercial
0
O
C to +70
O
C
0V
5.0V
+
10%
Industrial
-40
O
C to +85
O
C
0V
5.0V
+
10%
3495 tbl 04
Symbol
Parameter
Min.
Typ.
Max.
Unit
V
CC
Supply Voltage
4.5
5.0
5.5
V
GND
Ground
0
0
0
V
V
IH
Input High Voltage
2.2
____
6.0
(1)
V
V
IL
Input Low Voltage
-0.5
(2)
____
0.8
V
3495 tbl 05
Symbol
Rating
Commercial
& Industrial
Unit
V
TERM
(2)
Terminal Voltage
with Respect
to GND
-0.5 to +7.0
V
T
BIAS
Temperature
Under Bias
-55 to +125
o
C
T
STG
Storage
Temperature
-65 to +150
o
C
I
OUT
DC Output
Current
50
mA
3495 tbl 06
Symbol
Parameter
(1)
Conditions
(2)
Max.
Unit
C
IN
Input Capacitance
V
IN
= 3dV
9
pF
C
OUT
(3)
Output Capacitance
V
OUT
= 3dV
10
pF
3495 tbl 07
6.42
IDT709079S/L Preliminary
High-Speed 32K x 8 Synchronous Pipelined Dual-Port Static RAM Industrial and Commercial Temperature Ranges
5
NOTES:
1. At f = f
MAX
, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/t
CYC
, using "AC TEST CONDITIONS" at input
levels of GND to 3V.
2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
4. Vcc = 5V, T
A
= 25C for Typ, and are not production tested. I
CC DC
(f=0)
= 150mA (Typ).
5. CE
X
= V
IL
means CE
0X
= V
IL
and CE
1X
= V
IH
CE
X
= V
IH
means CE
0X
= V
IH
or CE
1X
= V
IL
CE
X
< 0.2V means CE
0X
< 0.2V and CE
1X
> V
CC
- 0.2V
CE
X
> V
CC
- 0.2V means CE
0X
> V
CC
- 0.2V or CE
1X
< 0.2V
"X" represents "L" for left port or "R" for right port.
6. 'X' in part number indicates power rating (S or L).
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range
(6)
(V
CC
= 5V 10%)
DC Electrical Characteristics Over the Operating
Teamperature and Supply Voltage Range
(V
CC
= 5.0V 10%)
NOTE:
1. At Vcc < 2.0V input leakages are undefined.
Symbol
Parameter
Test Conditions
709079S/L
Unit
Min.
Max.
|I
LI
|
Input Leakage Current
(1)
V
CC
= 5.5V, V
IN
= 0V to V
CC
___
10
A
|I
LO
|
Output Leakage Current
CE
0
= V
IH
or CE
1
= V
IL
, V
OUT
= 0V to V
CC
___
10
A
V
OL
Output Low Voltage
I
OL
= +4mA
___
0.4
V
V
OH
Output High Voltage
I
OH
= -4mA
2.4
___
V
3495 tbl 08
709079X9
Com'l Only
709079X12
Com'l
& Ind
709079X15
Com'l Only
Symbol
Parameter
Test Condition
Version
Typ.
(4)
Max.
Typ.
(4)
Max.
Typ.
(4)
Max.
Unit
I
CC
Dynamic Operating
Current
(Both Ports Active)
CE
L
and CE
R
= V
IH
,
Outputs Disabled
f = f
MAX
(1)
COM'L
S
L
210
210
390
350
200
200
345
305
190
190
325
285
mA
IND
S
L
____
____
____
____
200
200
380
340
____
____
____
____
I
SB1
Standby Current
(Both Ports - TTL
Level Inputs)
CE
L
and CE
R
= V
IH
f = f
MAX
(1)
COM'L
S
L
50
50
135
115
50
50
110
90
50
50
110
90
mA
IND
S
L
____
____
____
____
50
50
125
105
____
____
____
____
I
SB2
Standby Current
(One Port - TTL
Level Inputs)
CE
"A"
= V
IL
and
CE
"B"
= V
IH
(3)
Active Port Outputs Disabled,
f=f
MAX
(1)
COM'L
S
L
140
140
270
240
130
130
230
200
120
120
220
190
mA
IND
S
L
____
____
____
____
130
130
245
215
____
____
____
____
I
SB3
Full Standby Current
(Both Ports -
CMOS Level Inputs)
Both Ports CE
R
and
CE
L
> V
CC
- 0.2V
V
IN
> V
CC
- 0.2V or
V
IN
< 0.2V, f = 0
(2)
COM'L
S
L
1.0
0.2
15
5
1.0
0.2
15
5
1.0
0.2
15
5
mA
IND
S
L
____
____
____
____
1.0
0.2
15
5
____
____
____
____
I
SB4
Full Standby Current
(One Port -
CMOS Level Inputs)
CE
"A"
< 0.2V and
CE
"B"
> V
CC
- 0.2V
(5)
V
IN
> V
CC
- 0.2V or
V
IN
< 0.2V
Active Port Outputs Disabled
f = f
MAX
(1)
COM'L
S
L
130
130
245
225
120
120
205
185
110
110
195
175
mA
IND
S
L
____
____
____
____
120
120
220
200
____
____
____
____
3495 tbl 09
PDF 
ZIP