ChipFind - документация

Электронный компонент: 72V3690

Скачать:  PDF   ZIP
1
FEBRUARY 2003
DSC-4667/10
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
3.3V HIGH-DENSITY SUPERSYNCTM II
36-BIT FIFO
1,024 x 36, 2,048 x 36
4,096 x 36, 8,192 x 36
16,384 x 36, 32,768 x 36
IDT72V3640, IDT72V3650
IDT72V3660, IDT72V3670
IDT72V3680, IDT72V3690
IDT and the IDT logo are a registered trademarks of Integrated Device Technology, Inc. The SuperSync II FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
FEATURES:




Choose among the following memory organizations:
Commercial
IDT72V3640
1,024 x 36
IDT72V3650
2,048 x 36
IDT72V3660
4,096 x 36
IDT72V3670
8,192 x 36
IDT72V3680
16,384 x 36
IDT72V3690
32,768 x 36




Up to 166 MHz Operation of the Clocks




User selectable Asynchronous read and/or write ports (PBGA Only)




User selectable input and output port bus-sizing
- x36 in to x36 out
- x36 in to x18 out
- x36 in to x9 out
- x18 in to x36 out
- x9 in to x36 out




Pin to Pin compatible to the higher density of IDT72V36100 and
IDT72V36110




Big-Endian/Little-Endian user selectable byte representation




5V input tolerant




Fixed, low first word latency




Zero latency retransmit




Auto power down minimizes standby power consumption




Master Reset clears entire FIFO




Partial Reset clears data, but retains programmable settings




Empty, Full and Half-Full flags signal FIFO status




Programmable Almost-Empty and Almost-Full flags, each flag can
default to one of eight preselected offsets




Selectable synchronous/asynchronous timing modes for Almost-
Empty and Almost-Full flags




Program programmable flags by either serial or parallel means




Select IDT Standard timing (using
EF and FF flags) or First Word
Fall Through timing (using
OR and IR flags)




Output enable puts data outputs into high impedance state




Easily expandable in depth and width




JTAG port, provided for Boundary Scan function (PBGA Only)




Independent Read and Write Clocks (permit reading and writing
simultaneously)




Available in a 128-pin Thin Quad Flat Pack (TQFP) or a 144-pin Plastic
Ball Grid Array (PBGA) (with additional features)




High-performance submicron CMOS technology




Industrial temperature range (40


C to +85C) is available
FUNCTIONAL BLOCK DIAGRAM
INPUT REGISTER
OUTPUT REGISTER
RAM ARRAY
1,024 x 36, 2,048 x 36
4,096 x 36, 8,192 x 36
16,384 x 36, 32,768 x 36
FLAG
LOGIC
FF/IR
PAF
EF/OR
PAE
HF
READ POINTER
READ
CONTROL
LOGIC
WRITE CONTROL
LOGIC
WRITE POINTER
RESET
LOGIC
WEN
WCLK/WR
D
0
-D
n
(x36, x18 or x9)
LD
MRS
REN
RCLK/RD
OE
Q
0
-Q
n
(x36, x18 or x9)
OFFSET REGISTER
PRS
FWFT/SI
SEN
RT
4667 drw01
BUS
CONFIGURATION
BM
CONTROL
LOGIC
BE
OW
IP
PFM
FSEL0
FSEL1
IW
RM
ASYR
ASYW
JTAG CONTROL
(BOUNDARY SCAN)
TCK
TMS
TDO
TDI
TRST
*
*
*
*
*
*
*
*
*
*
*Available on the PBGA package only.
2
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
PIN CONFIGURATIONS
TQFP (PK128-1, order code: PF)
TOP VIEW
DESCRIPTION:
The IDT72V3640/72V3650/72V3660/72V3670/72V3680/72V3690 are
exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories
with clocked read and write controls and a flexible Bus-Matching x36/x18/x9
data flow. These FIFOs offer several key user benefits:
Flexible x36/x18/x9 Bus-Matching on both read and write ports
The period required by the retransmit operation is fixed and short.
The first word data latency period, from the time the first word is written to an
empty FIFO to the time it can be read, is fixed and short.
Asynchronous/Synchronous translation on the read or write ports
High density offerings up to 1 Mbit
Bus-Matching Sync FIFOs are particularly appropriate for network, video,
telecommunications, data communications and other applications that need to
buffer large amounts of data and match busses of unequal sizes.
Each FIFO has a data input port (D
n
) and a data output port (Q
n
), both of
which can assume either a 36-bit, 18-bit or a 9-bit width as determined by the
state of external control pins Input Width (IW), Output Width (OW), and Bus-
Matching (BM) pin during the Master Reset cycle.
The input port can be selected as either a Synchronous (clocked) interface,
or Asynchronous interface. During Synchronous operation the input port is
controlled by a Write Clock (WCLK) input and a Write Enable (
WEN) input. Data
present on the Dn data inputs is written into the FIFO on every rising edge of
NOTE:
1. DNC = Do Not Connect.
V
CC
OE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
IW
D35
D34
D33
D32
D31
V
CC
D30
GND
D29
D28
D27
D26
D25
D24
D23
GND
D22
D21
D20
D19
D18
GND
D17
D16
D15
V
CC
D13
D12
GND
D11
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
102
101
Q35
Q34
Q33
Q32
GND
GND
Q31
Q30
Q29
Q28
Q27
Q26
Q25
Q24
GND
GND
Q23
Q22
Q21
Q20
Q19
Q18
GND
Q17
Q16
Q15
Q14
Q13
Q12
GND
Q11
Q10
INDEX
WEN
SEN
DNC
(1)
D14
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
4667 drw02a
DNC
(1)
RT
REN
RCLK
PAE
PFM
EF
/
OR
RM
GND
V
CC
BM
IP
BE
FS1
GND
HF
FS0
OW
GND
PAF
V
CC
FF
/
IR
FWFT/SI
LD
MRS
PRS
WCLK
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
D10
D9
D8
D7
D
6
GND
D5
D4
D2
D1
D0
GND
Q0
Q1
Q2
Q3
Q4
Q5
GND
Q
6
Q7
Q
9
104
103
Q8
V
CC
V
CC
D3
3
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
PIN CONFIGURATIONS (CONTINUED)
PBGA: 1mm pitch, 13mm x 13mm (BB144-1, order code: BB)
TOP VIEW
ASYW
WEN
WCLK
PAF
FF/IR
HF
BM
EF
RCLK
REN
OE
Q35
SEN
IW
PRS
LD
MRS
FS0
FS1
ASYR
IP
PFM
RT
Q34
D35
D34
D33
FWFT/SI
OW
V
CC
V
CC
BE
PAE
RM
Q32
Q3
3
D32
D31
D30
V
CC
V
CC
GND
GND
V
CC
V
CC
Q29
Q30
Q31
D29
D26
D27
V
CC
Q26
Q27
Q28
D28
D25
D24
Q23
Q24
Q25
D21
D22
D23
Q22
Q21
Q20
D18
D19
D20
V
CC
Q19
Q18
Q17
D15
D16
D17
V
CC
Q16
Q15 Q14
D12
D13
D14
D3
D0
V
CC
V
CC
TDO
Q2
Q13
Q12
Q11
D10
D6
D4
D1
TMS
TCK
Q0
Q3
Q5
Q10
Q9
D8
D7
D5
D2
TRST
TDI
Q1
Q4
Q6
Q7
Q8
A1 BALL PAD CORNER
A
B
C
D
E
F
G
H
J
K
L
M
1
2
3
4
5
6
7
8
9
10
11
12
4667 drw02b
GND
GND
GND
GND
GND
GND
GND
GND
V
CC
GND
GND
GND
GND
V
CC
GND
GND
V
CC
V
CC
GND
GND
GND
GND
D11
D9
V
CC
V
CC
V
CC
V
CC
V
CC
WCLK when
WEN is asserted. During Asynchronous operation only the WR
input is used to write data into the FIFO. Data is written on a rising edge of WR,
the
WEN input should be tied to its active state, (LOW).
The output port can be selected as either a Synchronous (clocked) interface,
or Asynchronous interface. During Synchronous operation the output port is
controlled by a Read Clock (RCLK) input and Read Enable (
REN) input. Data
is read from the FIFO on every rising edge of RCLK when
REN is asserted.
During Asynchronous operation only the RD input is used to read data from the
FIFO. Data is read on a rising edge of RD, the
REN input should be tied to its
active state, LOW. When Asynchronous operation is selected on the output port
the FIFO must be configured for Standard IDT mode, also the
RCS should be
tied LOW and the
OE input used to provide three-state control of the outputs, Qn.
The frequencies of both the RCLK and the WCLK signals may vary from 0
to f
MAX
with complete independence. There are no restrictions on the frequency
of the one clock input with respect to the other.
There are two possible timing modes of operation with these devices: IDT
Standard mode and First Word Fall Through (FWFT) mode.
In IDT Standard mode, the first word written to an empty FIFO will not appear
on the data output lines unless a specific read operation is performed. A read
operation, which consists of activating
REN and enabling a rising RCLK edge,
will shift the word from internal memory to the data output lines.
In FWFT mode, the first word written to an empty FIFO is clocked directly
to the data output lines after three transitions of the RCLK signal. A
REN does
not have to be asserted for accessing the first word. However, subsequent
4
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 1. Single Device Configuration Signal Flow Diagram
words written to the FIFO do require a LOW on
REN for access. The state of
the FWFT/SI input during Master Reset determines the timing mode in use.
For applications requiring more data storage capacity than a single FIFO
can provide, the FWFT timing mode permits depth expansion by chaining FIFOs
in series (i.e. the data outputs of one FIFO are connected to the corresponding
data inputs of the next). No external logic is required.
These FIFOs have five flag pins,
EF/OR (Empty Flag or Output Ready),
FF/IR (Full Flag or Input Ready), HF (Half-full Flag), PAE (Programmable
Almost-Empty flag) and
PAF (Programmable Almost-Full flag). The EF and FF
functions are selected in IDT Standard mode. The
IR and OR functions are
selected in FWFT mode.
HF, PAE and PAF are always available for use,
irrespective of timing mode.
PAE and PAF can be programmed independently to switch at any point in
memory. Programmable offsets determine the flag switching threshold and can
be loaded by two methods: parallel or serial. Eight default offset settings are also
provided, so that
PAE can be set to switch at a predefined number of locations
from the empty boundary and the
PAF threshold can also be set at similar
predefined values from the full boundary. The default offset values are set during
Master Reset by the state of the FSEL0, FSEL1, and
LD pins.
For serial programming,
SEN together with LD on each rising edge of
WCLK, are used to load the offset registers via the Serial Input (SI). For parallel
programming,
WEN together with LD on each rising edge of WCLK, are used
to load the offset registers via D
n
.
REN together with LD on each rising edge
of RCLK can be used to read the offsets in parallel from Q
n
regardless of whether
serial or parallel offset loading has been selected.
During Master Reset (
MRS) the following events occur: the read and write
pointers are set to the first location of the FIFO. The FWFT pin selects IDT
Standard mode or FWFT mode.
The Partial Reset (
PRS) also sets the read and write pointers to the first
location of the memory. However, the timing mode, programmable flag
programming method, and default or programmed offset settings existing before
Partial Reset remain unchanged. The flags are updated according to the timing
mode and offsets in effect.
PRS is useful for resetting a device in mid-operation,
when reprogramming programmable flags would be undesirable.
It is also possible to select the timing mode of the
PAE (Programmable Almost-
Empty flag) and
PAF (Programmable Almost-Full flag) outputs. The timing
modes can be set to be either asynchronous or synchronous for the
PAE and
PAF flags.
(x36, x18, x9) DATA OUT (Q
0
- Q
n
)
(x36, x18, x9) DATA IN (D
0
- D
n
)
MASTER RESET (
MRS)
READ CLOCK (RCLK/RD*)
READ ENABLE (
REN)
OUTPUT ENABLE (
OE)
EMPTY FLAG/OUTPUT READY (
EF/OR)
PROGRAMMABLE ALMOST-EMPTY (
PAE)
WRITE CLOCK (WCLK/WR*)
WRITE ENABLE (
WEN)
LOAD (
LD)
FULL FLAG/INPUT READY (
FF/IR)
PROGRAMMABLE ALMOST-FULL (
PAF)
IDT
72V3640
72V3650
72V3660
72V3670
72V3680
72V3690
PARTIAL RESET (
PRS)
FIRST WORD FALL THROUGH/
SERIAL INPUT (FWFT/SI)
RETRANSMIT (
RT)
4667 drw03
HALF-FULL FLAG (
HF)
SERIAL ENABLE(
SEN)
INPUT WIDTH (IW)
OUTPUT WIDTH (OW)
BIG-ENDIAN/LITTLE-ENDIAN (
BE)
INTERSPERSED/
NON-INTERSPERSED PARITY (IP)
BUS-
MATCHING
(BM)
SERIAL CLOCK (SCLK)
5
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
BM
IW
OW
Write Port Width
Read Port Width
L
L
L
x36
x36
H
L
L
x36
x18
H
L
H
x36
x9
H
H
L
x18
x36
H
H
H
x9
x36
TABLE 1 -- BUS-MATCHING CONFIGURATION MODES
If asynchronous
PAE/PAF configuration is selected, the PAE is asserted
LOW on the LOW-to-HIGH transition of RCLK.
PAE is reset to HIGH on the LOW-
to-HIGH transition of WCLK. Similarly, the
PAF is asserted LOW on the LOW-
to-HIGH transition of WCLK and
PAF is reset to HIGH on the LOW-to-HIGH
transition of RCLK.
If synchronous
PAE/PAF configuration is selected , the PAE is asserted and
updated on the rising edge of RCLK only and not WCLK. Similarly,
PAF is
asserted and updated on the rising edge of WCLK only and not RCLK. The mode
desired is configured during MasterReset by the state of the Programmable Flag
Mode (PFM) pin.
The Retransmit function allows data to be reread from the FIFO more than
once. A LOW on the
RT input during a rising RCLK edge initiates a retransmit
operation by setting the read pointer to the first location of the memory array.
A zero-latency retransmit timing mode can be selected using the Retransmit
timing Mode pin (RM). During Master Reset, a LOW on RM will select zero
latency retransmit. A HIGH on RM during Master Reset will select normal
latency.
If zero latency retransmit operation is selected, the first data word to be
retransmitted will be placed on the output register with respect to the same RCLK
edge that initiated the retransmit based on RT being LOW.
Refer to Figure 11 and 12 for Retransmit Timing with normal latency. Refer
to Figure 13 and 14 for Zero Latency Retransmit Timing.
The device can be configured with different input and output bus widths as
shown in Table 1.
A Big-Endian/Little-Endian data word format is provided. This function is
useful when data is written into the FIFO in long word format (x36/x18) and read
NOTE:
1. Pin status during Master Reset.
out of the FIFO in small word (x18/x9) format. If Big-Endian mode is selected,
then the most significant byte (word) of the long word written into the FIFO will
be read out of the FIFO first, followed by the least significant byte. If Little-Endian
format is selected, then the least significant byte of the long word written into the
FIFO will be read out first, followed by the most significant byte. The mode desired
is configured during master reset by the state of the Big-Endian (
BE) pin. See
Figure 4 for Bus-Matching Byte Arrangement.
The Interspersed/Non-Interspersed Parity (IP) bit function allows the user
to select the parity bit in the word loaded into the parallel port (D
0
-Dn) when
programming the flag offsets. If Interspersed Parity mode is selected, then the
FIFO will assume that the parity bit is located in bit positions D8, D17, D26 and
D35 during the parallel programming of the flag offsets. If Non-Interspersed
Parity mode is selected, then D8, D17 and D26 are assumed to be valid bits
and D32, D33, D34 and D35 are ignored. IP mode is selected during Master
Reset by the state of the IP input pin. Interspersed Parity control only has an
effect during parallel programming of the offset registers. It does not effect the data
written to and read from the FIFO.
A JTAG test port is provided, here the FIFO has fully functional Boundary
Scan feature, compliant with IEEE 1149.1 Standard Test Access Port and
Boundary Scan Architecture.
If, at any time, the FIFO is not actively performing an operation, the chip will
automatically power down. Once in the power down state, the standby supply
current consumption is minimized. Initiating any operation (by activating control
inputs) will immediately take the device out of the power down state.
The IDT72V3640/72V3650/72V3660/72V3670/72V3680/72V3690 are
fabricated using IDT's high speed submicron CMOS technology.
6
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
PIN DESCRIPTION (TQFP AND PBGA PACKAGES)
Symbol
Name
I/O
Description
BM
(1)
Bus-Matching
I
BM works with IW and OW to select the bus sizes for both write and read ports. See Table 1 for bus size configuration.
BE
(1)
Big-Endian/
I
During Master Reset, a LOW on
BE will select Big-Endian operation. A HIGH on BE during Master Reset will
Little-Endian
select Little-Endian format.
D
0
D
35
Data Inputs
I
Data inputs for a 36-, 18- or 9-bit bus. When in 18- or 9-bit mode, the unused input pins are in a don't care state.
EF/OR
Empty Flag/
O
In the IDT Standard mode, the
EF function is selected. EF indicates whether or not the FIFO memory is empty.
Output Ready
In FWFT mode, the
OR function is selected. OR indicates whether or not there is valid data available at the outputs.
FF/IR
Full Flag/
O
In the IDT Standard mode, the
FF function is selected. FF indicates whether or not the FIFO memory is full. In the
Input Ready
FWFT mode, the
IR function is selected. IR indicates whether or not there is space available for writing to the FIFO
memory.
FSEL0
(1)
Flag Select Bit 0
I
During Master Reset, this input along with FSEL1 and the
LD pin, will select the default offset values for the programmable
flags
PAE and PAF. There are up to eight possible settings available.
FSEL1
(1)
Flag Select Bit 1
I
During Master Reset, this input along with FSEL0 and the
LD pin will select the default offset values for the programmable
flags
PAE and PAF. There are up to eight possible settings available.
FWFT/SI
First Word Fall
I
During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions
Through/Serial In
as a serial input for loading offset registers.
HF
Half-Full Flag
O
HF indicates whether the FIFO memory is more or less than half-full.
IP
(1)
Interspersed Parity
I
During Master Reset, a LOW on IP will select Non-Interspersed Parity mode. A HIGH will select Interspersed Parity
mode. Interspersed Parity control only has an effect during parallel programming of the offset registers. It does not
effect the data written to and read from the FIFO.
IW
(1)
Input Width
I
This pin, along with OW and MB, selects the bus width of the write port. See Table 1 for bus size configuration.
LD
Load
I
This is a dual purpose pin. During Master Reset, the state of the
LD input along with FSEL0 and FSEL1, determines
one of eight default offset values for the
PAE and PAF flags, along with the method by which these offset registers can
be programmed, parallel or serial (see Table 2). After Master Reset, this pin enables writing to and reading from the
offset registers.
OE
Output Enable
I
OE controls the output impedance of Q
n.
OW
(1)
Output Width
I
This pin, along with IW and BM, selects the bus width of the read port. See Table 1 for bus size configuration.
MRS
Master Reset
I
MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset,
the FIFO is configured for either FWFT or IDT Standard mode, Bus-Matching configurations, one of eight progammable
flag default settings, serial or parallel programming of the offset settings, Big-Endian/Little-Endian format, zero latency
timing mode, interspersed parity, and synchronous versus asynchronous programmable flag timing modes.
PAE
Programmable
O
PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the Empty Offset
Almost-Empty Flag
register.
PAE goes HIGH if the number of words in the FIFO memory is greater than or equal to offset n.
PAF
Programmable
O
PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m, which is stored in the
Almost-Full Flag
Full Offset register.
PAF goes LOW if the number of free locations in the FIFO memory is less than or equal to m.
PFM
(1)
Programmable
I
During Master Reset, a LOW on PFM will select Asynchronous Programmable flag timing mode. A HIGH on PFM
Flag Mode
will select Synchronous Programmable flag timing mode.
PRS
Partial Reset
I
PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset,
the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all
retained.
Q
0
Q
35
Data Outputs
O
Data outputs for an 36-, 18- or 9-bit bus. When in 18- or 9-bit mode, the unused output pins are in a don't care
state. Outputs are not 5V tolerant regardless of the state of
OE.
RCLK/
Read Clock/
I
If Synchronous operation of the read port has been selected, when enabled by
REN, the rising edge of RCLK
RD
Read Strobe
reads data from the FIFO memory and offsets from the programmable registers. If
LD is LOW, the values loaded
into the offset registers is output on a rising edge of RCLK.If Asynchronous operation of the read port has been
selected, a rising edge on RD reads data from the FIFO in an Asynchronous manner.
REN should be tied LOW.
Asynchronous operation of the RCLK/RD input is only available in the PBGA package.
REN
Read Enable
I
REN enables RCLK for reading data from the FIFO memory and offset registers.
RM
(1)
Retransmit Timing
I
During Master Reset, a LOW on RM will select zero latency Retransmit timing Mode. A HIGH on RM will select
Mode
normal latency mode.
RT
Retransmit
I
RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to LOW (OR to HIGH
in FWFT mode) and does not disturb the write pointer, programming method, existing timing mode or programmable
flag settings.
RT is useful to reread data from the first physical location of the FIFO.
NOTE:
1. Inputs should not change state after Master Reset.
7
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
NOTE:
1. Inputs should not change state after Master Reset.
2. These pins are for the JTAG port. Please refer to pages 42-45 and Figures 31-33.
PIN DESCRIPTION (PBGA PACKAGE ONLY)
Symbol
Name
I/O
Description
ASYR
(1)
Asynchronous
I
A HIGH on this input during Master Reset will select Synchronous read operation for the output port. A LOW
Read Port
will select Asynchronous operation. If Asynchronous is selected the FIFO must operate in IDT Standard mode.
ASYW
(1)
Asynchronous
I
A HIGH on this input during Master Reset will select Synchronous write operation for the input port. A LOW
Write Port
will select Asynchronous operation.
TCK
(2)
JTAG Clock
I
Clock input for JTAG function. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the
device are synchronous to TCK. Data from TMS and TDI are sampled on the rising edge of TCK and outputs change
on the falling edge of TCK. If the JTAG function is not used this signal needs to be tied to GND.
TDI
(2)
JTAG Test Data
I
One of four terminals required by IEEE Standard 1149.1-1990. During the JTAG boundary scan operation, test data
Input
serially loaded via the TDI on the rising edge of TCK to either the Instruction Register, ID Register and Bypass Register.
An internal pull-up resistor forces TDI HIGH if left unconnected.
TDO
(2)
JTAG Test Data
O
One of four terminals required by IEEE Standard 1149.1-1990. During the JTAG boundary scan operation, test data
Output
serially loaded output via the TDO on the falling edge of TCK from either the Instruction Register, ID Register and Bypass
Register. This output is high impedance except when shifting, while in SHIFT-DR and SHIFT-IR controller states.
TMS
(2)
JTAG Mode Select
I
TMS is a serial input pin. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through
its TAP controller states. An internal pull-up resistor forces TMS HIGH if left unconnected.
TRST
(2)
JTAG Reset
I
TRST is an asynchronous reset pin for the JTAG controller. The JTAG TAP controller does not automatically reset
upon power-up, thus it must be reset by either this signal or by setting TMS= HIGH for five TCK cycles. If the TAP
controller is not properly reset then the FIFO outputs will always be in high-impedance. If the JTAG function is used
but the user does not want to use
TRST, then TRST can be tied with MRS to ensure proper FIFO operation. If the
JTAG function is not used then this signal needs to be tied to GND.
PIN DESCRIPTION-CONTINUED (TQFP & PBGA PACKAGES)
SEN
Serial Enable
I
SEN enables serial loading of programmable flag offsets.
WCLK/
Write Clock/
I
If Synchronous operation of the write port has been selected, when enabled by
WEN, the rising edge of WCLK
WR
Write Strobe
writes data into the FIFO. If Asynchronous operation of the write port has been selected, WR writes data into the FIFO
on a rising edge in an Asynchronous manner, (
WEN should be tied to its active state). Asynchronous operation of
the WCLK/WR input is only available in the PBGA package.
WEN
Write Enable
I
WEN enables WCLK for writing data into the FIFO memory and offset registers.
V
CC
+3.3V Supply
I
These are V
CC
supply inputs and must be connected to the 3.3V supply rail.
Symbol
Name
I/O
Description
NOTE:
1. Inputs should not change state after Master Reset.
8
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
ABSOLUTE MAXIMUM RATINGS
Symbol
Rating
Com'l & Ind'l
Unit
V
TERM
(2)
Terminal Voltage
0.5 to +4.5
V
with respect to GND
T
STG
Storage
55 to +125
C
Temperature
I
OUT
DC Output Current
50 to +50
mA
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation of
the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. V
CC
terminal only.
NOTES:
1. With output deselected, (
OE
V
IH
).
2. Characterized values, not currently tested.
DC ELECTRICAL CHARACTERISTICS
(Commercial: V
CC
= 3.3V 0.15V, T
A
= 0
C to +70C;Industrial: V
CC
= 3.3V 0.15V, T
A
= -40
C to +85C; JEDEC JESD8-A compliant)
CAPACITANCE
(T
A
= +25
C, f = 1.0MHz)
Symbol
Parameter
(1)
Conditions
Max.
Unit
C
IN
(2)
Input
V
IN
= 0V
10
pF
Capacitance
C
OUT
(1,2)
Output
V
OUT
= 0V
10
pF
Capacitance
Symbol
Parameter
Min.
Typ.
Max.
Unit
V
CC
(1)
Supply Voltage Com'l/Ind'l
3.15
3.3
3.45
V
GND
Supply Voltage Com'l/Ind'l
0
0
0
V
V
IH
(2)
Input High Voltage Com'l/Ind'l
2.0
--
5.5
V
V
IL
(3)
Input Low Voltage Com'l/Ind'l
--
--
0.8
V
T
A
Operating Temperature
0
--
70
C
Commercial
T
A
Operating Temperature
-40
--
85
C
Industrial
NOTES:
1. V
CC
= 3.3V 0.15V, JEDEC JESD8-A compliant.
2. Outputs are not 5V tolerant.
3. 1.5V undershoots are allowed for 10ns once per cycle.
IDT72V3640L
IDT72V3650L
IDT72V3660L
IDT72V3670L
IDT72V3680L
IDT72V3690L
Commercial and Industrial
(1)
t
CLK
= 6, 7.5, 10, 15 ns
Symbol
Parameter
Min.
Max.
Unit
I
LI
(2)
Input Leakage Current
1
1
A
I
LO
(3)
Output Leakage Current
10
10
A
V
OH
Output Logic "1" Voltage, I
OH
= 2 mA
2.4
--
V
V
OL
Output Logic "0" Voltage, I
OL
= 8 mA
--
0.4
V
I
CC1
(4,5,6)
Active Power Supply Current
--
40
mA
I
CC2
(4,7)
Standby Current
--
15
mA
NOTES
:
1. Industrial temperature range product for the 15ns speed grade is available as a standard device. All other speed grades are available by special order.
2. Measurements with 0.4
V
IN
V
CC
.
3.
OE
V
IH,
0.4
V
OUT
V
CC.
4. Tested with outputs open (I
OUT
= 0).
5. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
6. Typical I
CC1
= 4.2 + 1.4*f
S
+ 0.02*C
L
*f
S
(in mA) with V
CC
= 3.3V, t
A
= 25
C, f
S
= WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at f
S
/2,
C
L
= capacitive load (in pF).
7. All Inputs = V
CC
- 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.
RECOMMENDED DC OPERATING
CONDITIONS
9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
AC ELECTRICAL CHARACTERISTICS
(1)
-- SYNCHRONOUS TIMING
(Commercial: V
CC
= 3.3V 0.15V, T
A
= 0
C to +70C;Industrial: V
CC
= 3.3V 0.15V, T
A
= -40
C to +85C; JEDEC JESD8-A compliant)
NOTES:
1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
2. Industrial temperature range is available by special order for speed grades faster than 15ns.
3. Pulse widths less than minimum values are not allowed.
4. Values guaranteed by design, not currently tested.
5. TQFP package only: for speed grades 7.5ns, 10ns and 15ns, the minimum for t
A
, t
OE
, and t
OHZ
is 2ns.
Commercial
Commercial
Commercial
Com'l & Ind'l
(2)
PBGA & TQFP
PBGA & TQFP
TQFP Only
TQFP Only
IDT72V3640L6
IDT72V3640L7-5
IDT72V3640L10
IDT72V3640L15
IDT72V3650L6
IDT72V3650L7-5
IDT72V3650L10
IDT72V3650L15
IDT72V3660L6
IDT72V3660L7-5
IDT72V3660L10
IDT72V3660L15
IDT72V3670L6
IDT72V3670L7-5
IDT72V3670L10
IDT72V3670L15
IDT72V3680L6
IDT72V3680L7-5
IDT72V3680L10
IDT72V3680L15
IDT72V3690L6
IDT72V3690L7-5
IDT72V3690L10
IDT72V3690L15
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
f
S
Clock Cycle Frequency
--
166
--
133.3
--
100
--
66.7
MHz
t
A
Data Access Time
(5)
1
4
1
(5)
5
1
(5)
6.5
1
(5)
10
ns
t
CLK
Clock Cycle Time
6
--
7.5
--
10
--
15
--
ns
t
CLKH
Clock High Time
2.7
--
3.5
--
4.5
--
6
--
ns
t
CLKL
Clock Low Time
2.7
--
3.5
--
4.5
--
6
--
ns
t
DS
Data Setup Time
2
--
2.5
--
3.5
--
4
--
ns
t
DH
Data Hold Time
0.5
--
0.5
--
0.5
--
1
--
ns
t
ENS
Enable Setup Time
2
--
2.5
--
3.5
--
4
--
ns
t
ENH
Enable Hold Time
0.5
--
0.5
--
0.5
--
1
--
ns
t
LDS
Load Setup Time
3
--
3.5
--
3.5
--
4
--
ns
t
LDH
Load Hold Time
0.5
--
0.5
--
0.5
--
1
--
ns
t
RS
Reset Pulse Width
(3)
10
--
10
--
10
--
15
--
ns
t
RSS
Reset Setup Time
15
--
15
--
15
--
15
--
ns
t
RSR
Reset Recovery Time
10
--
10
--
10
--
15
--
ns
t
RSF
Reset to Flag and Output Time
--
15
--
15
--
15
--
15
ns
t
RTS
Retransmit Setup Time
3
--
3.5
--
3.5
--
4
--
ns
t
OLZ
Output Enable to Output in Low Z
(4)
0
--
0
--
0
--
0
--
ns
t
OE
Output Enable to Output Valid
(5)
1
4
1
(5)
6
1
(5)
6
1
(5)
8
ns
t
OHZ
Output Enable to Output in High-Z
(4, 5)
1
4
1
(5)
6
1
(5)
6
1
(5)
8
ns
t
WFF
Write Clock to
FF or IR
--
4
--
5
--
6.5
--
10
ns
t
REF
Read Clock to
EF or OR
--
4
--
5
--
6.5
--
10
ns
t
PAFA
Clock to Asynchronous Programmable Almost-Full Flag
--
10
--
12.5
--
16
--
20
ns
t
PAFS
Write Clock to Synchronous Programmable Almost-Full Flag
--
4
--
5
--
6.5
--
10
ns
t
PAEA
Clock to Asynchronous Programmable Almost-Empty Flag
--
10
--
12.5
--
16
--
20
ns
t
PAES
Read Clock to Synchronous Programmable Almost-Empty Flag
--
4
--
5
--
6.5
--
10
ns
t
HF
Clock to
HF
--
10
--
12.5
--
16
--
20
ns
t
SKEW1
Skew time between RCLK and WCLK for
EF/OR and FF/IR
4
--
5
--
7
--
9
--
ns
t
SKEW2
Skew time between RCLK and WCLK for
PAE and PAF
5
--
7
--
10
--
14
--
ns
10
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
AC ELECTRICAL CHARACTERISTICS
(1)
-- ASYNCHRONOUS TIMING
(Commercial: V
CC
= 3.3V 0.15V, T
A
= 0
C to +70C;Industrial: V
CC
= 3.3V 0.15V, T
A
= -40
C to +85C; JEDEC JESD8-A compliant)
Commercial
IDT72V3640L6
IDT72V3640L7-5
IDT72V3650L6
IDT72V3650L7-5
IDT72V3660L6
IDT72V3660L7-5
IDT72V3670L6
IDT72V3670L7-5
IDT72V3680L6
IDT72V3680L7-5
IDT72V3690L6
IDT72V3690L7-5
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
f
A
(4)
Cycle Frequency (Asynchronous mode)
--
100
--
83
MHz
t
AA
(4)
Data Access Time
0.6
8
0.6
10
ns
t
CYC
(4)
Cycle Time
10
--
12
--
ns
t
CYH
(4)
Cycle HIGH Time
4.5
--
5
--
ns
t
CYL
(4)
Cycle LOW Time
4.5
--
5
--
ns
t
RPE
(4)
Read Pulse after
EF HIGH
8
--
10
--
ns
t
FFA
(4)
Clock to Asynchronous
FF
--
8
--
10
ns
t
EFA
(4)
Clock to Asynchronous
EF
--
8
--
10
ns
t
PAFA
(4)
Clock to Asynchronous Programmable Almost-Full Flag
--
8
--
10
ns
t
PAEA
(4)
Clock to Asynchronous Programmable Almost-Empty Flag
--
8
--
10
ns
NOTES:
1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
2. Pulse widths less than minimum values are not allowed.
3. Values guaranteed by design, not currently tested.
4. Paramaeters apply to the PBGA package only.
11
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
4667 drw04
330
30pF*
510
3.3V
D.U.T.
Input Pulse Levels
GND to 3.0V
Input Rise/Fall Times
3ns
(1)
Input Timing Reference Levels
1.5V
Output Reference Levels
1.5V
Output Load for t
CLK
= 10ns, 15 ns
See Figure 2a
Output Load for t
CLK
= 6ns, 7.5ns
See Figure 2b & 2c
AC TEST CONDITIONS
Figure 2b. AC Test Load
Figure 2c. Lumped Capacitive Load, Typical Derating
AC TEST LOADS - 6ns, 7.5ns Speed Grades
Figure 2a. Output Load
* Includes jig and scope capacitances.
AC TEST LOADS - 10ns, 15ns Speed Grades
NOTE:
1. For 166MHz and 133MHz operation input rise/fall times are 1.5ns.
4667 drw04a
50
1.5V
I/O
Z
0
= 50
4667 drw04b
6
5
4
3
2
1
20 30 50
80 100
200
Capacitance (pF)
t
CD
(Typical, ns)
V
IH
OE
V
IL
t
OE &
t
OLZ
V
CC
2
V
CC
2
100mV
100mV
t
OHZ
100mV
100mV
Output
Normally
LOW
Output
Normally
HIGH
V
OL
V
OH
V
CC
2
V
CC
2
4667 drw04c
Output
Enable
Output
Disable
OUTPUT ENABLE & DISABLE TIMING
NOTE:
1.
REN is HIGH.
12
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
If the FIFO is full, the first read operation will cause
FF to go HIGH.
Subsequent read operations will cause
PAF and HF to go HIGH at the conditions
described in Table 3. If further read operations occur, without write operations,
PAE will go LOW when there are n words in the FIFO, where n is the empty
offset value. Continuing read operations will cause the FIFO to become empty.
When the last word has been read from the FIFO, the
EF will go LOW inhibiting
further read operations.
REN is ignored when the FIFO is empty.
When configured in IDT Standard mode, the
EF and FF outputs are double
register-buffered outputs.
Relevant timing diagrams for IDT Standard mode can be found in Figure
7,8,11 and 13.
FIRST WORD FALL THROUGH MODE (FWFT)
In this mode, the status flags,
IR, PAF, HF, PAE, and OR operate in the
manner outlined in Table 4. To write data into to the FIFO,
WEN must be LOW.
Data presented to the DATA IN lines will be clocked into the FIFO on subsequent
transitions of WCLK. After the first write is performed, the Output Ready (
OR)
flag will go LOW. Subsequent writes will continue to fill up the FIFO.
PAE will go
HIGH after n + 2 words have been loaded into the FIFO, where n is the empty
offset value. The default setting for these values are stated in the footnote of Table
2. This parameter is also user programmable. See section on Programmable
Flag Offset Loading.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the
HF would toggle to LOW once the 514th word
for the IDT72V3640, 1,026th word for the IDT72V3650, 2,050th word for the
IDT72V3660, 4,098th word for the IDT72V3670, 8,194th word for the
IDT72V3680, 16,386th word for the IDT72V3690, respectively was written into
the FIFO. Continuing to write data into the FIFO will cause the
PAF to go LOW.
Again, if no reads are performed, the
PAF will goLOW after (1,025-m) writes
for the IDT72V3640, (2,049-m) writes for the IDT72V3650, (4,097-m) writes
for the IDT72V3660 and (8,193-m) writes for the IDT72V3670, (16,385-m)
writes for the IDT72V3680 and (32,769-m) writes for the IDT72V3690, where
m is the full offset value. The default setting for these values are stated in the
footnote of Table 2.
When the FIFO is full, the Input Ready (
IR) flag will go HIGH, inhibiting further
write operations. If no reads are performed after a reset,
IR will go HIGH after
D writes to the FIFO. D = 1,025 writes for the IDT72V3640, 2,049 writes for
the IDT72V3650, 4,097 writes for the IDT72V3660 and 8,193 writes for the
IDT72V3670,16,385 writes for the IDT72V3680 and 32,769 writes for the
IDT72V3690, respectively. Note that the additional word in FWFT mode is due
to the capacity of the memory plus output register.
If the FIFO is full, the first read operation will cause the
IR flag to go LOW.
Subsequent read operations will cause the
PAF and HF to go HIGH at the
conditions described in Table 4. If further read operations occur, without write
operations, the
PAE will go LOW when there are n + 1 words in the FIFO, where
n is the empty offset value. Continuing read operations will cause the FIFO to
become empty. When the last word has been read from the FIFO,
OR will go
HIGH inhibiting further read operations.
REN is ignored when the FIFO is empty.
When configured in FWFT mode, the
OR flag output is triple register-
buffered, and the
IR flag output is double register-buffered.
Relevant timing diagrams for FWFT mode can be found in Figure 9, 10, 12,
and 14.
FUNCTIONAL DESCRIPTION
TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH
(FWFT) MODE
The IDT72V3640/72V3650/72V3660/72V3670/72V3680/72V3690 sup-
port two different timing modes of operation: IDT Standard mode or First Word
Fall Through (FWFT) mode. The selection of which mode will operate is
determined during Master Reset, by the state of the FWFT/SI input.
If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode
will be selected. This mode uses the Empty Flag (
EF) to indicate whether or
not there are any words present in the FIFO. It also uses the Full Flag function
(
FF) to indicate whether or not the FIFO has any free space for writing. In IDT
Standard mode, every word read from the FIFO, including the first, must be
requested using the Read Enable (
REN) and RCLK.
If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be
selected. This mode uses Output Ready (
OR) to indicate whether or not there
is valid data at the data outputs (Q
n)
. It also uses Input Ready (
IR) to indicate
whether or not the FIFO has any free space for writing. In the FWFT mode,
the first word written to an empty FIFO goes directly to Q
n
after three RCLK rising
edges,
REN = LOW is not necessary. Subsequent words must be accessed
using the Read Enable (
REN) and RCLK.
Various signals, both input and output signals operate differently depending
on which timing mode is in effect.
IDT STANDARD MODE
In this mode, the status flags,
FF, PAF, HF, PAE, and EF operate in the
manner outlined in Table 3. To write data into to the FIFO, Write Enable (
WEN)
must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO
on subsequent transitions of the Write Clock (WCLK). After the first write is
performed, the Empty Flag (
EF) will go HIGH. Subsequent writes will continue
to fill up the FIFO. The Programmable Almost-Empty flag (
PAE) will go HIGH
after n + 1 words have been loaded into the FIFO, where n is the empty offset
value. The default setting for these values are stated in the footnote of Table 2.
This parameter is also user programmable. See section on Programmable Flag
Offset Loading.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the Half-Full flag (
HF) would toggle to LOW once
the 513rd word for IDT72V3640, 1,025th word for IDT72V3650, 2,049th word
for IDT72V3660, 4,097th word for IDT72V3670, 8,193th word for the
IDT72V3680 and 16,385th word for the IDT72V3690, respectively was written
into the FIFO. Continuing to write data into the FIFO will cause the Programmable
Almost-Full flag (
PAF) to go LOW. Again, if no reads are performed, the PAF
will go LOW after (1,024-m) writes for the IDT72V3640, (2,048-m) writes for the
IDT72V3650, (4,096-m) writes for the IDT72V3660, (8,192-m) writes for the
IDT72V3670, (16,384-m) writes for the IDT72V3680 and (32,768-m) writes
for the IDT72V3690. The offset "m" is the full offset value. The default setting
for these values are stated in the footnote of Table 2. This parameter is also user
programmable. See section on Programmable Flag Offset Loading.
When the FIFO is full, the Full Flag (
FF) will go LOW, inhibiting further write
operations. If no reads are performed after a reset,
FF will go LOW after D writes
to the FIFO. D = 1,024 writes for the IDT72V3640, 2,048 writes for the
IDT72V3650, 4,096 writes for the IDT72V3660, 8,192 writes for the IDT72V3670,
16,384 writes for the IDT72V3680 and 32,768 writes for the IDT72V3690,
respectively.
13
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
PROGRAMMING FLAG OFFSETS
Full and Empty Flag offset values are user programmable. The IDT72V3640/
72V3650/72V3660/72V3670/72V3680/72V3690 have internal registers for
these offsets. There are eight default offset values selectable during Master
Reset. These offset values are shown in Table 2. Offset values can also be
programmed into the FIFO in one of two ways; serial or parallel loading method.
The selection of the loading method is done using the
LD (Load) pin. During
Master Reset, the state of the
LD input determines whether serial or parallel flag
offset programming is enabled. A HIGH on
LD during Master Reset selects serial
loading of offset values. A LOW on
LD during Master Reset selects parallel
loading of offset values.
In addition to loading offset values into the FIFO, it is also possible to read
the current offset values. Offset values can be read via the parallel output port
Q
0
-Qn, regardless of the programming mode selected (serial or parallel). It is
not possible to read the offset values in serial fashion.
Figure 3, Programmable Flag Offset Programming Sequence, summaries
the control pins and sequence for both serial and parallel programming modes.
For a more detailed description, see discussion that follows.
The offset registers may be programmed (and reprogrammed) any time after
Master Reset, regardless of whether serial or parallel programming has been
selected. Valid programming ranges are from 0 to D-1.
SYNCHRONOUS vs ASYNCHRONOUS PROGRAMMABLE FLAG
TIMING SELECTION
The IDT72V3640/72V3650/72V3660/72V3670/72V3680/72V3690 can
be configured during the Master Reset cycle with either synchronous or
asynchronous timing for
PAF and PAE flags by use of the PFM pin.
If synchronous
PAF/PAE configuration is selected (PFM, HIGH during
MRS), the PAF is asserted and updated on the rising edge of WCLK only and
not RCLK. Similarly,
PAE is asserted and updated on the rising edge of RCLK
only and not WCLK. For detail timing diagrams, see Figure 17 for synchronous
PAF timing and Figure 18 for synchronous PAE timing.
If asynchronous
PAF/PAE configuration is selected (PFM, LOW during
MRS), the PAF is asserted LOW on the LOW-to-HIGH transition of WCLK and
PAF is reset to HIGH on the LOW-to-HIGH transition of RCLK. Similarly, PAE
is asserted LOW on the LOW-to-HIGH transition of RCLK.
PAE is reset to HIGH
on the LOW-to-HIGH transition of WCLK. For detail timing diagrams, see Figure
19 for asynchronous
PAF timing and Figure 20 for asynchronous PAE timing.
IDT72V3640, 72V3650
LD
FSEL1
FSEL0
Offsets n,m
L
H
L
511
L
L
H
255
L
L
L
127
L
H
H
63
H
L
L
31
H
H
L
15
H
L
H
7
H
H
H
3
LD
FSEL1
FSEL0
Program Mode
H
X
X
Serial
(3)
L
X
X
Parallel
(4)
IDT72V3660, 72V3670, 72V3680, 72V3690
LD
FSEL1
FSEL0
Offsets n,m
H
L
L
1,023
L
H
L
511
L
L
H
255
L
L
L
127
L
H
H
63
H
H
L
31
H
L
H
15
H
H
H
7
LD
FSEL1
FSEL0
Program Mode
H
X
X
Serial
(3)
L
X
X
Parallel
(4)
TABLE 2 -- DEFAULT PROGRAMMABLE
FLAG OFFSETS
NOTES:
1. n = empty offset for
PAE.
2. m = full offset for
PAF.
3. As well as selecting serial programming mode, one of the default values will also
be loaded depending on the state of FSEL0 & FSEL1.
4. As well as selecting parallel programming mode, one of the default values will
also be loaded depending on the state of FSEL0 & FSEL1.
14
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
0
(n+2) to 4,097
4,098 to (8,193(m+1))
8,193
IDT72V3670
4667 drw05
0
0
(n+2) to 8,193
(n+2) to 16,385
8,194 to (16,385-(m+1))
16,386 to (32,769-(m+1))
16,385
32,769
IDT72V3680
IDT72V3690
IR
PAF HF PAE OR
L
H
H
L
H
L
H
H
L
L
L
H
H
H
L
L
H
L
H
L
L
L
L
H
L
H
L
L
H
L
Number of
Words in
FIFO
TABLE 4
STATUS FLAGS FOR FWFT MODE
TABLE 3
STATUS FLAGS FOR IDT STANDARD MODE
FF PAF HF PAE EF
H
H
H
L
L
H
H
H
L
H
H
H
H
H
H
H
H
L
H
H
H
L
L
H
H
L
L
L
H
H
0
1 to n
(1)
(n+1) to 512
513 to (1,024-(m+1))
(1,024-m) to 1,023
1,024
IDT72V3640
0
0
(n+1) to 1,024
(n+1) to 2,048
1,025 to (2,048-(m+1))
2,049 to (4,096-(m+1))
(2,048-m) to 2,047
(4,096m) to 4,095
2,048
4,096
IDT72V3650
IDT72V3660
FF PAF HF PAE EF
H
H
H
L
L
H
H
H
L
H
H
H
H
H
H
H
H
L
H
H
H
L
L
H
H
L
L
L
H
H
0
(n+1) to 4,096
4,097 to (8,192-(m+1))
(8,192-m) to 8,191
8,192
IDT72V3670
0
0
(n+1) to 8,192
(n+1) to 16,384
8,193 to (16,384-(m+1))
16,385 to (32,768-(m+1))
(16,384-m) to 16,383
(32,768-m) to 32,767
16,384
32,768
IDT72V3680
IDT72V3690
Number of
Words in
FIFO
1 to n
(1)
1 to n
(1)
1 to n
(1)
1 to n
(1)
1 to n
(1)
Number of
Words in
FIFO
0
1 to n+1
(n+2) to 513
514 to (1,025-(m+1))
(1,025-m) to 1,024
1,025
IDT72V3640
0
0
(n+2) to 1,025
(n+2) to 2,049
1,026 to (2,049-(m+1))
2,050 to (4,097-(m+1))
(2,049-m) to 2,048
(4,097m) to 4,096
2,049
4,097
IDT72V3650
IDT72V3660
Number of
Words in
FIFO
IR
PAF HF PAE OR
L
H
H
L
H
L
H
H
L
L
L
H
H
H
L
L
H
L
H
L
L
L
L
H
L
H
L
L
H
L
1 to n+1
1 to n+1
1 to n+1
1 to n+1
1 to n+1
(8,194-m) to 8,192
(16,385-m) to 16,384
(32,769-m) to 32,768
NOTE:
1. See table 2 for values for n, m.
NOTE:
1. See table 2 for values for n, m.
15
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 3. Programmable Flag Offset Programming Sequence
NOTES:
1. The programming method can only be selected at Master Reset.
2. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
3. The programming sequence applies to both IDT Standard and FWFT modes.
WCLK
RCLK
X
X
X
X
X
X
X
X
LD
0
0
X
1
1
1
0
WEN
0
1
1
0
X
1
1
REN
1
0
1
X
0
1
1
X
SEN
1
1
1
X
X
X
0
No Operation
Write Memory
Read Memory
No Operation
Parallel write to registers:
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
IDT72V3640
IDT72V3650
IDT72V3660
IDT72V3670
IDT72V3680
IDT72V3690
Parallel read from registers:
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
Serial shift into registers:
20 bits for the 72V3640
22 bits for the 72V3650
24 bits for the 72V3660
26 bits for the 72V3670
28 bits for the 72V3680
30 bits for the 72V3690
1 bit for each rising WCLK edge
Starting with Empty Offset (LSB)
Ending with Full Offset (MSB)
4667 drw06
16
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
# of Bits Used:
10 bits for the IDT72V3640
11 bits for the IDT72V3650
12 bits for the IDT72V3660
13 bits for the IDT72V3670
14 bits for the IDT72V3680
15 bits for the IDT72V3690
Note: All unused bits of the
LSB & MSB are don't care
D/Q17
D/Q0
D/Q8
EMPTY OFFSET REGISTER (
PAE)
# of Bits Used
2
3
4
5
6
7
9
10
11
12
13
14
15
16
1st Parallel Offset Write/Read Cycle
2
3
4
5
6
7
8
12
13
14
15
16
17
11
Interspersed
Parity
17
10
1
1
8
D/Q35 D/Q19
9
D/Q17
D/Q0
D/Q8
FULL OFFSET REGISTER (
PAF)
# of Bits Used
2
3
4
5
6
7
9
10
11
12
13
14
15
16
2nd Parallel Offset Write/Read Cycle
2
3
4
5
6
7
8
12
13
14
15
16
17
11
Interspersed
Parity
17
10
1
1
8
9
IDT72V3640/50/60/70/80/90
x36 Bus Width
D/Q35 D/Q19
D/Q17
D/Q0
D/Q16
EMPTY OFFSET (LSB) REGISTER (
PAE)
Data Inputs/Outputs
# of Bits Used
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1st Parallel Offset Write/Read Cycle
Data Inputs/Outputs
2nd Parallel Offset Write/Read Cycle
1
2
3
4
5
6
7
8
10
11
12
13
14
15
9
FULL OFFSET (LSB) REGISTER (
PAF)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
10
11
12
13
14
15
9
Non-Interspersed
Parity
Interspersed
Parity
D/Q0
D/Q8
D/Q8
16
16
D/Q17
D/Q16
IDT72V3640/50/60/70/80/90
x18 Bus Width
4667 drw07
Non-Interspersed
Parity
Non-Interspersed
Parity
D/Q8
D/Q0
EMPTY OFFSET REGISTER (
PAE)
1
2
3
4
5
6
7
8
1st Parallel Offset Write/Read Cycle
2nd Parallel Offset Write/Read Cycle
D/Q8
D/Q0
EMPTY OFFSET REGISTER (
PAE)
9
10
11
12
13
14
15
16
3rd Parallel Offset Write/Read Cycle
D/Q8
D/Q0
FULL OFFSET REGISTER (
PAF)
1
2
3
4
5
6
7
8
4th Parallel Offset Write/Read Cycle
D/Q8
D/Q0
FULL OFFSET REGISTER (
PAF)
9
10
11
12
13
14
15
IDT72V3640/50/60/70/80/90
x9 Bus Width
Figure 3. Programmable Flag Offset Programming Sequence (Continued)
17
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
SERIAL PROGRAMMING MODE
If Serial Programming mode has been selected, as described above, then
programming of
PAE and PAF values can be achieved by using a combination
of the
LD, SEN, WCLK and SI input pins. Programming PAE and PAF proceeds
as follows: when
LD and SEN are set LOW, data on the SI input are written,
one bit for each WCLK rising edge, starting with the Empty Offset LSB and ending
with the Full Offset MSB. A total of 20 bits for the IDT72V3640, 22 bits for the
IDT72V3650, 24 bits for the IDT72V3660, 26 bits for the IDT72V3670, 28 bits
for the IDT72V3680 and 30 bits for the IDT72V3690. See Figure 15, Serial
Loading of Programmable Flag Registers
, for the timing diagram for this mode.
Using the serial method, individual registers cannot be programmed
selectively.
PAE and PAF can show a valid status only after the complete set
of bits (for all offset registers) has been entered. The registers can be
reprogrammed as long as the complete set of new offset bits is entered. When
LD is LOW and SEN is HIGH, no serial write to the registers can occur.
Write operations to the FIFO are allowed before and during the serial
programming sequence. In this case, the programming of all offset bits does
not have to occur at once. A select number of bits can be written to the SI input
and then, by bringing
LD and SEN HIGH, data can be written to FIFO memory
via D
n
by toggling
WEN. When WEN is brought HIGH with LD and SEN
restored to a LOW, the next offset bit in sequence is written to the registers via
SI. If an interruption of serial programming is desired, it is sufficient either to set
LD LOW and deactivate SEN or to set SEN LOW and deactivate LD. Once LD
and
SEN are both restored to a LOW level, serial offset programming continues.
From the time serial programming has begun, neither programmable flag
will be valid until the full set of bits required to fill all the offset registers has been
written. Measuring from the rising WCLK edge that achieves the above criteria;
PAF will be valid after two more rising WCLK edges plus t
PAF
,
PAE will be valid
after the next two rising RCLK edges plus t
PAE
plus t
SKEW2
.
It is only possible to read the flag offset values via the parallel output port Qn.
PARALLEL MODE
If Parallel Programming mode has been selected, as described above, then
programming of
PAE and PAF values can be achieved by using a combination
of the
LD, WCLK , WEN and D
n
input pins. Programming
PAE and PAF
proceeds as follows:
LD and WEN must be set LOW. For x36 bit input bus width,
data on the inputs D
n
are written into the Empty Offset Register on the first LOW-
to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of
WCLK, data are written into the Full Offset Register. The third transition of WCLK
writes, once again, to the Empty Offset Register. For x18 bit input bus width,
data on the inputs Dn are written into the Empty Offset Register LSB on the first
LOW-to-HIGH transition of WCLK. Upon the 2nd LOW-to-HIGH transition of
WCLK data are written into the Empty Offset Register MSB. The third transition
of WCLK writes to the Full Offset Register LSB, the fourth transition of WCLK then
writes to the Full Offset Register MSB. The fifth transition of WCLK writes once
again to the Empty Offset Register LSB. A total of four writes to the offset registers
is required to load values using a x18 input bus width. For an input bus width
of x9 bits, a total of six write cycles to the offset registers is required to load values.
See Figure 3, Programmable Flag Offset Programming Sequence. See
Figure 16, Parallel Loading of Programmable Flag Registers, for the timing
diagram for this mode.
The act of writing offsets in parallel employs a dedicated write offset register
pointer. The act of reading offsets employs a dedicated read offset register
pointer. The two pointers operate independently; however, a read and a write
should not be performed simultaneously to the offset registers. A Master Reset
initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has
no effect on the position of these pointers.
Write operations to the FIFO are allowed before and during the parallel
programming sequence. In this case, the programming of all offset registers does
not have to occur at one time. One, two or more offset registers can be written
and then by bringing
LD HIGH, write operations can be redirected to the FIFO
memory. When
LD is set LOW again, and WEN is LOW, the next offset register
in sequence is written to. As an alternative to holding
WEN LOW and toggling
LD, parallel programming can also be interrupted by setting LD LOW and
toggling
WEN.
Note that the status of a programmable flag (
PAE or PAF) output is invalid
during the programming process. From the time parallel programming has
begun, a programmable flag output will not be valid until the appropriate offset
word has been written to the register(s) pertaining to that flag. Measuring from
the rising WCLK edge that achieves the above criteria;
PAF will be valid after
two more rising WCLK edges plus t
PAF
,
PAE will be valid after the next two rising
RCLK edges plus t
PAE
plus t
SKEW2
.
The act of reading the offset registers employs a dedicated read offset
register pointer. The contents of the offset registers can be read on the Q
0
-Q
n
pins when
LD is set LOW and REN is set LOW. For x36 output bus width, data
are read via Q
n
from the Empty Offset Register on the first LOW-to-HIGH
transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are
read from the Full Offset Register. The third transition of RCLK reads, once again,
from the Empty Offset Register. For x18 output bus width, a total of four read
cycles are required to obtain the values of the offset registers. Starting with the
Empty Offset Register LSB and finishing with the Full Offset Register MSB. For
x9 output bus width, a total of six read cycles must be performed on the offset
registers. See Figure 3, Programmable Flag Offset Programming Sequence.
See Figure 17, Parallel Read of Programmable Flag Registers, for the timing
diagram for this mode.
It is permissible to interrupt the offset register read sequence with reads or
writes to the FIFO. The interruption is accomplished by deasserting
REN, LD,
or both together. When
REN and LD are restored to a LOW level, reading of
the offset registers continues where it left off. It should be noted, and care should
be taken from the fact that when a parallel read of the flag offsets is performed,
the data word that was present on the output lines Qn will be overwritten.
Parallel reading of the offset registers is always permitted regardless of
which timing mode (IDT Standard or FWFT modes) has been selected.
RETRANSMIT OPERATION
The Retransmit operation allows data that has already been read to be
accessed again. There are 2 modes of Retransmit operation, normal latency
and zero latency. There are two stages to Retransmit: first, a setup procedure
that resets the read pointer to the first location of memory, then the actual
retransmit, which consists of reading out the memory contents, starting at the
beginning of memory.
Retransmit setup is initiated by holding
RT LOW during a rising RCLK edge.
REN and WEN must be HIGH before bringing RT LOW. When zero latency
is utilized,
REN does not need to be HIGH before bringing RT LOW. At least
two words, but no more than D - 2 words should have been written into the FIFO,
and read from the FIFO, between Reset (Master or Partial) and the time of
Retransmit setup. D = 1,024 for the IDT72V3640, 2,048 for the IDT72V3650,
4,096 for the IDT72V3660, 8,192 for the IDT72V3670, 16,384 for the
IDT72V3680 and 32,768 for the IDT72V3690. In FWFT mode, D = 1,025 for
the IDT72V2640, 2,049 for the IDT72V3650, 4,097 for the IDT72V3660, 8,193
for the IDT72V3670, 16,385 for the IDT72V3680 and 32,769 for the IDT72V3690.
If IDT Standard mode is selected, the FIFO will mark the beginning of the
Retransmit setup by setting
EF LOW. The change in level will only be noticeable
18
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
if
EF was HIGH before setup. During this period, the internal read pointer is
initialized to the first location of the RAM array.
When
EF goes HIGH, Retransmit setup is complete and read operations
may begin starting with the first location in memory. Since IDT Standard mode
is selected, every word read including the first word following Retransmit setup
requires a LOW on
REN to enable the rising edge of RCLK. See Figure 11,
Retransmit Timing (IDT Standard Mode), for the relevant timing diagram.
If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit
setup by setting
OR HIGH. During this period, the internal read pointer is set
to the first location of the RAM array.
When
OR goes LOW, Retransmit setup is complete; at the same time, the
contents of the first location appear on the outputs. Since FWFT mode is selected,
the first word appears on the outputs, no LOW on
REN is necessary. Reading
all subsequent words requires a LOW on
REN to enable the rising edge of
RCLK. See Figure 12, Retransmit Timing (FWFT Mode), for the relevant timing
diagram.
For either IDT Standard mode or FWFT mode, updating of the
PAE, HF
and
PAF flags begin with the rising edge of RCLK that RT is setup. PAE is
synchronized to RCLK, thus on the second rising edge of RCLK after
RT is setup,
the
PAE flag will be updated. HF is asynchronous, thus the rising edge of RCLK
that
RT is setup will update HF. PAF is synchronized to WCLK, thus the second
rising edge of WCLK that occurs t
SKEW
after the rising edge of RCLK that
RT
is setup will update
PAF. RT is synchronized to RCLK.
The Retransmit function has the option of two modes of operation, either
"normal latency" or "zero latency". Figure 11 and Figure 12 mentioned
previously, relate to "normal latency". Figure 13 and Figure 14 show "zero
latency" retransmit operation. Zero latency basically means that the first data
word to be retransmitted, is placed onto the output register with respect to the
RCLK pulse that initiated the retransmit.
19
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
SIGNAL DESCRIPTION
INPUTS:
DATA IN (D
0
- D
n
)
Data inputs for 36-bit wide data (D
0
- D
35
), data inputs for 18-bit wide data
(D
0
- D
17
) or data inputs for 9-bit wide data (D
0
- D
8
).
CONTROLS:
MASTER RESET (
MRS )
A Master Reset is accomplished whenever the
MRS input is taken to a LOW
state. This operation sets the internal read and write pointers to the first location
of the RAM array.
PAE will go LOW, PAF will go HIGH, and HF will go HIGH.
If FWFT/SI is LOW during Master Reset then the IDT Standard mode,
along with
EF and FF are selected. EF will go LOW and FF will go HIGH. If
FWFT/SI is HIGH, then the First Word Fall Through mode (FWFT), along with
IR and OR, are selected. OR will go HIGH and IR will go LOW.
All control settings such as OW, IW, BM,
BE, RM, PFM and IP are defined
during the Master Reset cycle.
During a Master Reset, the output register is initialized to all zeroes. A Master
Reset is required after power up, before a write operation can take place.
MRS
is asynchronous.
See Figure 5, Master Reset Timing, for the relevant timing diagram.
PARTIAL RESET (
PRS )
A Partial Reset is accomplished whenever the
PRS input is taken to a LOW
state. As in the case of the Master Reset, the internal read and write pointers
are set to the first location of the RAM array,
PAE goes LOW, PAF goes HIGH,
and
HF goes HIGH.
Whichever mode is active at the time of Partial Reset, IDT Standard mode
or First Word Fall Through, that mode will remain selected. If the IDT Standard
mode is active, then
FF will go HIGH and EF will go LOW. If the First Word Fall
Through mode is active, then
OR will go HIGH, and IR will go LOW.
Following Partial Reset, all values held in the offset registers remain
unchanged. The programming method (parallel or serial) currently active at
the time of Partial Reset is also retained. The output register is initialized to all
zeroes.
PRS is asynchronous.
A Partial Reset is useful for resetting the device during the course of
operation, when reprogramming programmable flag offset settings may not be
convenient.
See Figure 6, Partial Reset Timing, for the relevant timing diagram.
ASYNCHRONOUS WRITE (
ASYW)
The write port can be configured for either Synchronous or Asynchronous
mode of operation. If during Master Reset the
ASYW input is LOW, then
Asynchronous operation of the write port will be selected. During Asynchronous
operation of the write port the WCLK input becomes WR input, this is the
Asynchronous write strobe input. A rising edge on WR will write data present
on the Dn inputs into the FIFO. (
WEN must be tied LOW when using the write
port in Asynchronous mode).
When the write port is configured for Asynchronous operation the full flag
(
FF) operates in an asynchronous manner, that is, the full flag will be updated
based in both a write operation and read operation. Note, if Asynchronous mode
is selected, FWFT is not permissable. Refer to Figures 23, 24, 27 and 28 for
relevant timing and operational waveforms.
ASYNCHRONOUS READ (
ASYR)
The read port can be configured for either Synchronous or Asynchronous
mode of operation. If during a Master Reset the
ASYR input is LOW, then
Asynchronous operation of the read port will be selected. During Asynchronous
operation of the read port the RCLK input becomes RD input, this is the
Asynchronous read strobe input. A rising edge on RD will read data from the
FIFO via the output register and Qn port. (
REN must be tied LOW during
Asynchronous operation of the read port).
The
OE input provides three-state control of the Qn output bus, in an
asynchronous manner. (
RCS, provides three-state control of the read port in
Synchronous mode).
When the read port is configured for Asynchronous operation the device
must be operating on IDT standard mode, FWFT mode is not permissible if the
read port is Asynchronous. The Empty Flag (
EF) operates in an Asynchronous
manner, that is, the empty flag will be updated based on both a read operation
and a write operation. Refer to figures 25, 26, 27 and 28 for relevant timing and
operational waveforms.
RETRANSMIT (
RT )
The Retransmit operation allows data that has already been read to be
accessed again. There are 2 modes of Retransmit operation, normal latency
and zero latency. There are two stages to Retransmit: first, a setup procedure
that resets the read pointer to the first location of memory, then the actual
retransmit, which consists of reading out the memory contents, starting at the
beginning of the memory.
Retransmit setup is initiated by holding
RT LOW during a rising RCLK edge.
REN and WEN must be HIGH before bringing RT LOW. When zero latency is
utilized,
REN does not need to be HIGH before bringing RT LOW.
If IDT Standard mode is selected, the FIFO will mark the beginning of the
Retransmit setup by setting
EF LOW. The change in level will only be noticeable
if
EF was HIGH before setup. During this period, the internal read pointer is
initialized to the first location of the RAM array.
When
EF goes HIGH, Retransmit setup is complete and read operations
may begin starting with the first location in memory. Since IDT Standard mode
is selected, every word read including the first word following Retransmit setup
requires a LOW on
REN to enable the rising edge of RCLK. See Figure 11,
Retransmit Timing (IDT Standard Mode), for the relevant timing diagram.
If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit
setup by setting
OR HIGH. During this period, the internal read pointer is set
to the first location of the RAM array.
When
OR goes LOW, Retransmit setup is complete; at the same time, the
contents of the first location appear on the outputs. Since FWFT mode is selected,
the first word appears on the outputs, no LOW on
REN is necessary. Reading
all subsequent words requires a LOW on
REN to enable the rising edge of
RCLK. See Figure 12, Retransmit Timing (FWFT Mode), for the relevant timing
diagram.
In Retransmit operation, zero latency mode can be selected using the
Retransmit Mode (RM) pin during a Master Reset. This can be applied to both
IDT Standard mode and FWFT mode.
FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)
This is a dual purpose pin. During Master Reset, the state of the FWFT/
SI input determines whether the device will operate in IDT Standard mode or
First Word Fall Through (FWFT) mode.
20
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode
will be selected. This mode uses the Empty Flag (
EF) to indicate whether or
not there are any words present in the FIFO memory. It also uses the Full Flag
function (
FF) to indicate whether or not the FIFO memory has any free space
for writing. In IDT Standard mode, every word read from the FIFO, including
the first, must be requested using the Read Enable (
REN) and RCLK.
If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be
selected. This mode uses Output Ready (
OR) to indicate whether or not there
is valid data at the data outputs (Q
n)
. It also uses Input Ready (
IR) to indicate
whether or not the FIFO memory has any free space for writing. In the FWFT
mode, the first word written to an empty FIFO goes directly to Q
n
after three RCLK
rising edges,
REN = LOW is not necessary. Subsequent words must be
accessed using the Read Enable (
REN) and RCLK.
After Master Reset, FWFT/SI acts as a serial input for loading
PAE and PAF
offsets into the programmable registers. The serial input function can only be
used when the serial loading method has been selected during Master Reset.
Serial programming using the FWFT/SI pin functions the same way in both IDT
Standard and FWFT modes.
WRITE STROBE & WRITE CLOCK (WR/WCLK)
If Synchronous operation of the write port has been selected via
ASYW, this
input behaves as WCLK.
A write cycle is initiated on the rising edge of the WCLK input. Data setup
and hold times must be met with respect to the LOW-to-HIGH transition of the
WCLK. It is permissible to stop the WCLK. Note that while WCLK is idle, the
FF/
IR, PAF and HF flags will not be updated. (Note that WCLK is only capable of
updating
HF flag to LOW). The Write and Read Clocks can either be
independent or coincident.
If Asynchronous operation has been selected this input is WR (write strobe).
Data is Asynchronously written into the FIFO via the Dn inputs whenever there
is a rising edge on WR. In this mode the WEN input must be tied LOW.
WRITE ENABLE (
WEN )
When the
WEN input is LOW, data may be loaded into the FIFO RAM array
on the rising edge of every WCLK cycle if the device is not full. Data is stored
in the RAM array sequentially and independently of any ongoing read
operation.
When
WEN is HIGH, no new data is written in the RAM array on each WCLK
cycle.
To prevent data overflow in the IDT Standard mode,
FF will go LOW,
inhibiting further write operations. Upon the completion of a valid read cycle,
FF will go HIGH allowing a write to occur. The FF is updated by two WCLK
cycles + t
SKEW
after the RCLK cycle.
To prevent data overflow in the FWFT mode,
IR will go HIGH, inhibiting
further write operations. Upon the completion of a valid read cycle,
IR will go
LOW allowing a write to occur. The
IR flag is updated by two WCLK cycles +
t
SKEW
after the valid RCLK cycle.
WEN is ignored when the FIFO is full in either FWFT or IDT Standard mode.
If Asynchronous operation of the write port has been selected, then
WEN
must be held active, (tied LOW).
READ STROBE & READ CLOCK (RD/RCLK)
If Synchronous operation of the read port has been selected via
ASYR, this
input behaves as RCLK. A read cycle is initiated on the rising edge of the RCLK
input. Data can be read on the outputs, on the rising edge of the RCLK input.
It is permissible to stop the RCLK. Note that while RCLK is idle, the
EF/OR, PAE
and
HF flags will not be updated. (Note that RCLK is only capable of updating
the
HF flag to HIGH). The Write and Read Clocks can be independent or
coincident.
If Asynchronous operation has been selected this input is RD (Read
Strobe) . Data is Asynchronously read from the FIFO via the output register
whenever there is a rising edge on RD. In this mode the
REN input must be
tied LOW. The
OE input is used to provide Asynchronous control of the three-
state Qn outputs.
READ ENABLE (
REN )
When Read Enable is LOW, data is loaded from the RAM array into the output
register on the rising edge of every RCLK cycle if the device is not empty.
When the
REN input is HIGH, the output register holds the previous data
and no new data is loaded into the output register. The data outputs Q
0
-Q
n
maintain the previous data value.
In the IDT Standard mode, every word accessed at Q
n
, including the first
word written to an empty FIFO, must be requested using
REN. When the last
word has been read from the FIFO, the Empty Flag (
EF) will go LOW, inhibiting
further read operations.
REN is ignored when the FIFO is empty. Once a write
is performed,
EF will go HIGH allowing a read to occur. The EF flag is updated
by two RCLK cycles + t
SKEW
after the valid WCLK cycle.
In the FWFT mode, the first word written to an empty FIFO automatically goes
to the outputs Q
n
, on the third valid LOW-to-HIGH transition of RCLK + t
SKEW
after the first write.
REN does not need to be asserted LOW. In order to access
all other words, a read must be executed using
REN. The RCLK LOW-to-HIGH
transition after the last word has been read from the FIFO, Output Ready (
OR)
will go HIGH with a true read (RCLK with
REN = LOW), inhibiting further read
operations.
REN is ignored when the FIFO is empty.
If Asynchronous operation of the Read port has been selected, then
REN
must be held active, (tied LOW).
SERIAL ENABLE (
SEN )
The
SEN input is an enable used only for serial programming of the offset
registers. The serial programming method must be selected during Master
Reset.
SEN is always used in conjunction with LD. When these lines are both
LOW, data at the SI input can be loaded into the program register one bit for each
LOW-to-HIGH transition of WCLK.
When
SEN is HIGH, the programmable registers retains the previous
settings and no offsets are loaded.
SEN functions the same way in both IDT
Standard and FWFT modes.
OUTPUT ENABLE (
OE )
When Output Enable is enabled (LOW), the parallel output buffers receive
data from the output register. When
OE is HIGH, the output data bus (Q
n
) goes
into a high impedance state.
LOAD (
LD )
This is a dual purpose pin. During Master Reset, the state of the
LD input,
along with FSEL0 and FSEL1, determines one of eight default offset values for
the
PAE and PAF flags, along with the method by which these offset registers
can be programmed, parallel or serial (see Table 2). After Master Reset,
LD
enables write operations to and read operations from the offset registers. Only
the offset loading method currently selected can be used to write to the registers.
Offset registers can be read only in parallel.
After Master Reset, the
LD pin is used to activate the programming process
of the flag offset values
PAE and PAF. Pulling LD LOW will begin a serial loading
or parallel load or read of these offset values.
BUS-MATCHING (BM, IW, OW)
The pins BM, IW and OW are used to define the input and output bus widths.
During Master Reset, the state of these pins is used to configure the device bus
21
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
sizes. See Table 1 for control settings. All flags will operate on the word/byte
size boundary as defined by the selection of bus width. See Figure 4 for Bus-
Matching Byte Arrangement
.
BIG-ENDIAN/LITTLE-ENDIAN (
BE )
During Master Reset, a LOW on
BE will select Big-Endian operation. A
HIGH on
BE during Master Reset will select Little-Endian format. This function
is useful when the following input to output bus widths are implemented: x36 to
x18, x36 to x9, x18 to x36 and x9 to x36. If Big-Endian mode is selected, then
the most significant byte (word) of the long word written into the FIFO will be read
out of the FIFO first, followed by the least significant byte. If Little-Endian format
is selected, then the least significant byte of the long word written into the FIFO
will be read out first, followed by the most significant byte. The mode desired is
configured during master reset by the state of the Big-Endian (
BE) pin. See
Figure 4 for Bus-Matching Byte Arrangement.
PROGRAMMABLE FLAG MODE (PFM)
During Master Reset, a LOW on PFM will select Asynchronous Program-
mable flag timing mode. A HIGH on PFM will select Synchronous Programmable
flag timing mode. If asynchronous
PAF/PAE configuration is selected (PFM,
LOW during
MRS), the PAE is asserted LOW on the LOW-to-HIGH transition
of RCLK.
PAE is reset to HIGH on the LOW-to-HIGH transition of WCLK.
Similarly, the
PAF is asserted LOW on the LOW-to-HIGH transition of WCLK and
PAF is reset to HIGH on the LOW-to-HIGH transition of RCLK.
If synchronous
PAE/PAF configuration is selected (PFM, HIGH during
MRS) , the
PAE is asserted and updated on the rising edge of RCLK only and
not WCLK. Similarly,
PAF is asserted and updated on the rising edge of WCLK
only and not RCLK. The mode desired is configured during master reset by the
state of the Programmable Flag Mode (PFM) pin.
INTERSPERSED PARITY (IP)
During Master Reset, a LOW on IP will select Non-Interspersed Parity mode.
A HIGH will select Interspersed Parity mode. The IP bit function allows the user
to select the parity bit in the word loaded into the parallel port (D
0
-Dn) when
programming the flag offsets. If Interspersed Parity mode is selected, then the
FIFO will assume that the parity bits are located in bit position D
8
, D
17
, D
26
and
D
35
during the parallel programming of the flag offsets. If Non-Interspersed
Parity mode is selected, then D
8
, D
17
and D
28
are is assumed to be valid bits
and D
32
, D
33
, D
34
and D
35
are ignored. IP mode is selected during Master
Reset by the state of the IP input pin. Interspersed Parity control only has an
effect during parallel programming of the offset registers. It does not effect the data
written to and read from the FIFO.
OUTPUTS:
FULL FLAG (
FF/IR )
This is a dual purpose pin. In IDT Standard mode, the Full Flag (
FF) function
is selected. When the FIFO is full,
FF will go LOW, inhibiting further write
operations. When
FF is HIGH, the FIFO is not full. If no reads are performed
after a reset (either
MRS or PRS), FF will go LOW after D writes to the FIFO
(D = 1,024 for the IDT72V3640, 2,048 for the IDT72V3650, 4,096 for the
IDT72V3660, 8,192 for the IDT72V3670, 16,384 for the IDT72V3680 and
32,768 for the IDT72V3690. See Figure 7, Write Cycle and Full Flag Timing
(IDT Standard Mode)
, for the relevant timing information.
In FWFT mode, the Input Ready (
IR) function is selected. IR goes LOW
when memory space is available for writing in data. When there is no longer
any free space left,
IR goes HIGH, inhibiting further write operations. If no reads
are performed after a reset (either
MRS or PRS), IR will go HIGH after D writes
to the FIFO (D = 1,025 for the IDT72V3640, 2,049 for the IDT72V3650, 4,097
for the IDT72V3660, 8,193 for the IDT72V3670, 16,385 for the IDT72V3680
and 32,769 for the IDT72V3690. See Figure 9, Write Timing (FWFT Mode),
for the relevant timing information.
The
IR status not only measures the contents of the FIFO memory, but also
counts the presence of a word in the output register. Thus, in FWFT mode, the
total number of writes necessary to deassert
IR is one greater than needed to
assert
FF in IDT Standard mode.
FF/IR is synchronous and updated on the rising edge of WCLK. FF/IR are
double register-buffered outputs.
EMPTY FLAG (
EF/OR )
This is a dual purpose pin. In the IDT Standard mode, the Empty Flag (
EF)
function is selected. When the FIFO is empty,
EF will go LOW, inhibiting further
read operations. When
EF is HIGH, the FIFO is not empty. See Figure 8, Read
Cycle, Empty Flag and First Word Latency Timing (IDT Standard Mode), for
the relevant timing information.
In FWFT mode, the Output Ready (
OR) function is selected. OR goes LOW
at the same time that the first word written to an empty FIFO appears valid on
the outputs.
OR stays LOW after the RCLK LOW to HIGH transition that shifts
the last word from the FIFO memory to the outputs.
OR goes HIGH only with
a true read (RCLK with
REN = LOW). The previous data stays at the outputs,
indicating the last word was read. Further data reads are inhibited until
OR goes
LOW again. See Figure 10, Read Timing (FWFT Mode), for the relevant timing
information.
EF/OR is synchronous and updated on the rising edge of RCLK.
In IDT Standard mode,
EF is a double register-buffered output. In FWFT
mode,
OR is a triple register-buffered output.
PROGRAMMABLE ALMOST-FULL FLAG (
PAF )
The Programmable Almost-Full flag (
PAF) will go LOW when the FIFO
reaches the almost-full condition. In IDT Standard mode, if no reads are
performed after reset (
MRS), PAF will go LOW after (D - m) words are written
to the FIFO. The
PAF will go LOW after (1,024-m) writes for the IDT72V3640,
(2,048-m) writes for the IDT72V3650, (4,096-m) writes for the IDT72V3660,
(8,192-m) writes for the IDT72V3670, (16,384-m) writes for the IDT72V3680
and (32,768-m) writes for the IDT72V3690. The offset "m" is the full offset value.
The default setting for this value is stated in the footnote of Table 1.
In FWFT mode, the
PAF will go LOW after (1,025-m) writes for the
IDT72V3640, (2,049-m) writes for the IDT72V3650, (4,097-m) writes for the
IDT72V3660 and (8,193-m) writes for the IDT72V3670, (16,385-m) writes for
the IDT72V3680 and (32,769-m) writes for the IDT72V3690, where m is the
full offset value. The default setting for this value is stated in Table 2.
See Figure 18, Synchronous Programmable Almost-Full Flag Timing (IDT
Standard and FWFT Mode), for the relevant timing information.
If asynchronous
PAF configuration is selected, the PAF is asserted LOW
on the LOW-to-HIGH transition of the Write Clock (WCLK).
PAF is reset to HIGH
on the LOW-to-HIGH transition of the Read Clock (RCLK). If synchronous
PAF
configuration is selected, the
PAF is updated on the rising edge of WCLK. See
Figure 20, Asynchronous Almost-Full Flag Timing (IDT Standard and FWFT
Mode)
.
PROGRAMMABLE ALMOST-EMPTY FLAG (
PAE )
The Programmable Almost-Empty flag (
PAE) will go LOW when the FIFO
reaches the almost-empty condition. In IDT Standard mode,
PAE will go LOW
when there are n words or less in the FIFO. The offset "n" is the empty offset
value. The default setting for this value is stated in the footnote of Table 1.
22
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
In FWFT mode, the
PAE will go LOW when there are n+1 words or less
in the FIFO. The default setting for this value is stated in Table 2.
See Figure 19, Synchronous Programmable Almost-Empty Flag Timing
(IDT Standard and FWFT Mode), for the relevant timing information.
If asynchronous
PAE configuration is selected, the PAE is asserted LOW
on the LOW-to-HIGH transition of the Read Clock (RCLK).
PAE is reset to HIGH
on the LOW-to-HIGH transition of the Write Clock (WCLK). If synchronous
PAE
configuration is selected, the
PAE is updated on the rising edge of RCLK. See
Figure 21, Asynchronous Programmable Almost-Empty Flag Timing (IDT
Standard and FWFT Mode)
.
HALF-FULL FLAG (
HF )
This output indicates a half-full FIFO. The rising WCLK edge that fills the FIFO
beyond half-full sets
HF LOW. The flag remains LOW until the difference between
the write and read pointers becomes less than or equal to half of the total depth
of the device; the rising RCLK edge that accomplishes this condition sets
HF
HIGH.
In IDT Standard mode, if no reads are performed after reset (
MRS or PRS),
HF will go LOW after (D/2 + 1) writes to the FIFO, where D = 1,024 for the
IDT72V3640, 2,048 for the IDT72V3650, 4,096 for the IDT72V3660, 8,192
for the IDT72V3670, 16,384 for the IDT72V3680 and 32,768 for the IDT72V3690.
In FWFT mode, if no reads are performed after reset (
MRS or PRS), HF
will go LOW after (D-1/2 + 2) writes to the FIFO, where D = 1,025 for the
IDT72V3640, 2,049 for the IDT72V3650, 4,097 for the IDT72V3660, 8,193 for
the IDT72V3670, 16,385 for the IDT72V3680 and 32,769 for the IDT72V3690.
See Figure 22, Half-Full Flag Timing (IDT Standard and FWFT Modes),
for the relevant timing information. Because
HF is updated by both RCLK and
WCLK, it is considered asynchronous.
DATA OUTPUTS (Q
0
-Q
n
)
(Q
0
-Q
35
) are data outputs for 36-bit wide data, (Q
0
- Q
17
) are data outputs
for 18-bit wide data or (Q
0
-Q
8
) are data outputs for 9-bit wide data.
23
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
D35-D27 D26-D18 D17-D9 D8-D0
A
A
A
D
A
C
B
B
B
C
B
D
C
C
C
A
D
D
D
B
(a) x36 INPUT to x36 OUTPUT
(b) x36 INPUT to x18 OUTPUT - BIG-ENDIAN
(c) x36 INPUT to x18 OUTPUT - LITTLE-ENDIAN
(d) x36 INPUT to x9 OUTPUT - BIG-ENDIAN
Write to FIFO
Read from FIFO
1st: Read from FIFO
BE BM IW OW
BYTE ORDER ON INPUT PORT:
2nd: Read from FIFO
3rd: Read from FIFO
4th: Read from FIFO
1st: Read from FIFO
1st: Read from FIFO
2nd: Read from FIFO
2nd: Read from FIFO
D
C
(e) x36 INPUT to x9 OUTPUT - LITTLE-ENDIAN
1st: Read from FIFO
A
B
2nd: Read from FIFO
3rd: Read from FIFO
4th: Read from FIFO
4667 drw08
BYTE ORDER ON OUTPUT PORT:
L H L L
H H L L
L H L H
H H L H
X L L L
BE BM IW OW
BE BM IW OW
BE BM IW OW
BE BM IW OW
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Figure 4. Bus-Matching Byte Arrangement
24
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
A
A
D
A
C
B
B
C
B
D
C
D
D35-D27 D26-D18 D17-D9 D8-D0
(a) x18 INPUT to x36 OUTPUT - BIG-ENDIAN
Read from FIFO
1st: Write to FIFO
BYTE ORDER ON INPUT PORT:
2nd: Write to FIFO
3rd: Write to FIFO
4th: Write to FIFO
D35-D27 D26-D18 D17-D9 D8-D0
1st: Write to FIFO
2nd: Write to FIFO
4667 drw09
BYTE ORDER ON OUTPUT PORT:
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
C
D
A
B
(b) x18 INPUT to x36 OUTPUT - LITTLE-ENDIAN
Read from FIFO
BE BM IW OW
H H H L
BYTE ORDER ON INPUT PORT:
A
B
C
D
(a) x9 INPUT to x36 OUTPUT - BIG-ENDIAN
Read from FIFO
BE BM IW OW
L H H H
BYTE ORDER ON OUTPUT PORT:
D
C
B
A
(b) x9 INPUT to x36 OUTPUT - LITTLE-ENDIAN
Read from FIFO
BE BM IW OW
H H H H
BE BM IW OW
L H H L
D35-D27 D26-D18 D17-D9 D8-D0
D35-D27 D26-D18 D17-D9 D8-D0
D35-D27 D26-D18 D17-D9 D8-D0
D35-D27 D26-D18 D17-D9 D8-D0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Q35-Q27 Q26-Q18 Q17-Q9 Q8-Q0
Figure 4. Bus-Matching Byte Arrangement (Continued)
25
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 5. Master Reset Timing
4667 drw10
FSEL0,
FSEL1
RT
SEN
t
RSF
t
RSF
OE = HIGH
OE = LOW
PAE
PAF, HF
Q
0
- Q
n
t
RSF
EF/OR
FF/IR
t
RSF
t
RSF
If FWFT = HIGH,
OR = HIGH
If FWFT = LOW,
EF = LOW
If FWFT = LOW,
FF = HIGH
If FWFT = HIGH,
IR = LOW
t
RSS
t
RSS
t
RSS
BM,
OW, IW
BE
RM
PFM
IP
t
RSS
t
RSS
t
RSS
t
RSS
t
RSS
ASYW,
ASYR
t
RSS
MRS
t
RSR
REN
t
RSS
FWFT/SI
t
RSR
t
RSR
WEN
t
RSS
LD
t
RSR
t
RSS
t
RSS
t
RS
26
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 6. Partial Reset Timing
t
RS
PRS
t
RSR
REN
t
RSS
4667 drw11
t
RSR
WEN
RT
SEN
t
RSF
t
RSF
OE = HIGH
OE = LOW
PAE
PAF, HF
Q
0
- Q
n
t
RSF
EF/OR
FF/IR
t
RSF
t
RSF
If FWFT = HIGH,
OR = HIGH
If FWFT = LOW,
EF = LOW
If FWFT = LOW,
FF = HIGH
If FWFT = HIGH,
IR = LOW
t
RSS
t
RSS
t
RSS
27
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 8. Read Cycle, Empty Flag and First Data Word Latency Timing (IDT Standard Mode)
NOTES:
1. t
SKEW1
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
EF will go HIGH (after one RCLK cycle plus t
REF
). If the time between the rising edge
of WCLK and the rising edge of RCLK is less than t
SKEW1
, then
EF deassertion may be delayed one extra RCLK cycle.
2.
LD = HIGH.
3. First data word latency = t
SKEW1
+ 1*T
RCLK
+ t
REF.
NOTES:
1. t
SKEW1
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that
FF will go HIGH (after one WCLK cycle pus t
WFF
). If the time between
the rising edge of the RCLK and the rising edge of the WCLK is less than t
SKEW1
, then the
FF deassertion may be delayed one extra WCLK cycle.
2.
LD = HIGH, OE = LOW, EF = HIGH
Figure 7. Write Cycle and Full Flag Timing (IDT Standard Mode)
NO OPERATION
RCLK
REN
4667 drw13
EF
t
CLK
t
CLKH
t
CLKL
t
ENH
t
REF
t
A
t
OLZ
t
OE
Q0 - Qn
OE
WCLK
(1)
t
SKEW1
WEN
D0 - Dn
t
ENS
t
ENS
t
ENH
t
DS
t
DH
D
0
1
2
t
OLZ
NO OPERATION
LAST WORD
D
0
D
1
D
1
t
ENS
t
ENH
t
DS
t
DH
t
OHZ
LAST WORD
t
REF
t
ENH
t
ENS
t
A
t
A
t
REF
t
ENS
t
ENH
D
0
- D
n
WEN
RCLK
REN
t
ENH
t
ENH
Q
0
- Q
n
DATA READ
NEXT DATA READ
DATA IN OUTPUT REGISTER
t
SKEW1
(1)
4667 drw12
WCLK
NO WRITE
1
2
1
2
t
DS
NO WRITE
t
WFF
t
WFF
t
WFF
t
A
t
ENS
t
ENS
t
SKEW1
(1)
t
DS
t
A
D
X
t
DH
t
CLK
t
CLKH
t
CLKL
D
X
+1
t
WFF
t
DH
FF
28
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 9. Write Timing (First Word Fall Through Mode)
NOTES:
1.
t
SKEW1
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
OR
will go LOW after two RCLK cycles plus t
REF
. If the time between the rising edge of WCLK and the rising edge of RCLK is less than
t
SKEW1
, then
OR
assertion may be delayed one extra RCLK cycle.
2.
t
SKEW2
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
PAE
will go HIGH after one RCLK cycle plus t
PAES
. If the time between the rising edge of WCLK and the rising edge of RCLK is less than
t
SKEW2
, then the
PAE
deassertion may be delayed one extra RCLK cycle.
3.
LD
= HIGH,
OE
= LOW
4
.
n =
PAE
offset, m =
PAF
offset and D = maximum FIFO depth.
5. D = 1,025 for IDT72V3640, 2,049 for IDT72V3650, 4,097 for IDT72V3660, 8,193 for IDT72V3670, 16,385 for the IDT72V3680 and
32,769 for the IDT72V3690.
6
.
First data word latency = t
SKEW1
+ 2*T
RCLK
+ t
REF.
W
1
W
2
W
4
W
[n +2]
W
[D-m-1]
W
[D-m-2]
W
[
D-1]
W
D
W
[n+3]
W
[n+4]
W
[D-m]
W
[D-m+1]
WCLK
WEN
D
0
- D
17
RCLK
t
DH
t
DS
t
SKEW1
(1)
REN
Q
0
- Q
17
PAF
HF
PAE
IR
t
DS
t
DS
t
DS
t
SKEW2
t
A
t
REF
OR
t
PAES
t
HF
t
PAFS
t
WFF
W
[D-m+2]
W
1
t
ENH
4667 drw14
DATA IN OUTPUT REGISTER
(2)
W
3
1
2
3
1
D-1
2
+1
]
[
W
D-1
+2
]
[
W
2
D-1
+3
]
[
W
2
1
2
t
ENS
29
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 10. Read Timing (First Word Fall Through Mode)
NOTES:
1. t
SKEW1
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that
IR
will go LOW after one WCLK cycle plus t
WFF
. If the time between the rising edge of RCLK and the rising edge of WCLK is less than
t
SKEW1
, then the
IR
assertion may be delayed one extra WCLK cycle.
2.
t
SKEW2
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that
PAF
will go HIGH after one WCLK cycle plus t
PAFS
. If the time between the rising edge of RCLK and the rising edge of WCLK is less than
t
SKEW2
, then the
PAF
deassertion may be delayed one extra WCLK cycle.
3.
LD
= HIGH
4
.
n =
PAE
Offset, m =
PAF
offset and D = maximum FIFO depth.
5
.
D = 1,025 for IDT72V3640, 2,049 for IDT72V3650, 4,097 for IDT72V3660, 8,193 for IDT72V3670, 16,385 for the IDT72V3680 and 32,
769 for the IDT72V3690.
WCLK
12
WEN
D
0
- D
17
RCLK
t
ENS
REN
Q
0
- Q
17
PAF
HF
PAE
IR
OR
W
1
W
1
W
2
W
3
W
m+2
W
[m+3]
t
OHZ
t
SKEW1
t
ENH
t
DS
t
DH
t
OE
t
A
t
A
t
A
t
PAFS
t
WFF
t
WFF
t
ENS
OE
t
SKEW2
W
D
4667 drw15
t
PAES
W
[D-n]
W
[D-n-1]
t
A
t
A
t
HF
t
REF
W
[D-1]
W
D
t
A
W
[D-n+1]
W
[m+4]
W
[D-n+2]
(1)
(2)
t
ENS
D-1
+ 1
]
[
W
2
D-1
+ 2
]
[
W
2
1
30
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
NOTES:
1. Retransmit setup is complete after
EF returns HIGH, only then can a read operation begin.
2.
OE = LOW.
3. W
1
= first word written to the FIFO after Master Reset, W
2
= second word written to the FIFO after Master Reset.
4. No more than D - 2 may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore,
FF will be HIGH throughout the Retransmit setup procedure.
D = 1,024 for IDT72V3640, 2,048 for IDT72V3650, 4,096 for IDT72V3660, 8,192 for IDT72V3670, 16,384 for the IDT72V3680 and 32,768 for the IDT72V3690.
5. There must be at least two words written to the FIFO before a Retransmit operation can be invoked.
6. RM is set HIGH during MRS.
Figure 11. Retransmit Timing (IDT Standard Mode)
t
REF
t
RTS
t
ENH
4667 drw16
t
A
t
ENS
W
x
WCLK
RCLK
REN
RT
EF
PAF
HF
PAE
Q
0
- Q
n
t
SKEW2
1
2
1
W
1
t
PAFS
t
HF
t
PAES
t
REF
W
x+1
2
W
2
t
ENH
WEN
t
ENS
t
RTS
t
ENS
t
ENH
(3)
t
A
t
A
(3)
31
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
NOTES:
1. Retransmit setup is complete after
OR returns LOW.
2. No more than D - 2 words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore,
IR will be LOW throughout the Retransmit setup procedure.
D = 1,025 for the IDT72V3640, 2,049 for the IDT72V3650, 4,097 for the IDT72V3660, 8,193 for the IDT72V3670, 16,385 for the IDT72V3680 and 32,769 for the IDT72V3690.
3.
OE = LOW.
4. W
1
, W
2
, W
3
= first, second and third words written to the FIFO after Master Reset.
5. There must be at least two words written to the FIFO before a Retransmit operation can be invoked.
6. RM is set HIGH during MRS.
Figure 12. Retransmit Timing (FWFT Mode)
t
REF
t
RTS
t
ENH
4667 drw17
t
ENS
W
x
WCLK
RCLK
REN
RT
OR
PAF
HF
PAE
Q
0
- Q
n
t
SKEW2
1
2
1
t
PAFS
t
HF
t
PAES
t
REF
W
x+1
2
W
2
t
ENH
t
RTS
WEN
t
ENS
W
1
t
ENS
(4)
3
4
t
ENH
W
3
t
A
t
A
t
A
W
4
t
A
(4)
(4)
32
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
NOTES:
1. If the part is empty at the point of Retransmit, the empty flag (
EF) will be updated based on RCLK (Retransmit clock cycle), valid data will also appear on the output.
2.
OE = LOW.
3. W
1
= first word written to the FIFO after Master Reset, W
2
= second word written to the FIFO after Master Reset.
4. No more than D - 2 may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore,
FF will be HIGH throughout the Retransmit setup procedure.
D = 1,024 for IDT72V3640, 2,048 for IDT72V3650, 4,096 for IDT72V3660, 8,192 for IDT72V3670, 16,384 for the IDT72V3680 and 32,768 for the IDT72V3690.
5. There must be at least two words written to the FIFO before a Retransmit operation can be invoked.
6. RM is set LOW during MRS.
Figure 13. Zero Latency Retransmit Timing (IDT Standard Mode)
t
RTS
t
ENH
4667 drw18
t
A
t
ENS
W
x
WCLK
RCLK
REN
RT
EF
PAF
HF
PAE
Q
0
- Q
n
t
SKEW2
1
2
1
W
3
(3)
t
PAFS
t
HF
t
PAES
W
x+1
2
W
4
WEN
t
ENS
t
ENH
t
A
t
A
3
t
A
t
A
W
1
(3)
W
2
(3)
33
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 15. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
NOTE:
1. X = 9 for the IDT72V3640, X = 10 for the IDT72V3650, X = 11 for the IDT72V3660, X = 12 for the IDT72V3670, X = 13 for the IDT72V3680 and X = 14 for the IDT72V3690.
NOTES:
1. If the part is empty at the point of Retransmit, the output ready flag (
OR) will be updated based on RCLK (Retransmit clock cycle), valid data will also appear on the output.
2. No more than D - 2 words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore,
IR will be LOW throughout the Retransmit setup procedure.
D = 1,025 for the IDT72V3640, 2,049 for the IDT72V3650, 4,097 for the IDT72V3660, 8,193 for the IDT72V3670, 16,385 for the IDT72V3680 and 32,769 for the IDT72V3690.
3.
OE = LOW.
4. W
1
, W
2
, W
3
= first, second and third words written to the FIFO after Master Reset.
5. There must be at least two words written to the FIFO before a Retransmit operation can be invoked.
6. RM is set LOW during MRS.
Figure 14. Zero Latency Retransmit Timing (FWFT Mode)
WCLK
SEN
SI
4667 drw20
t
ENH
t
ENS
t
LDS
LD
t
DS
BIT 0
EMPTY OFFSET
BIT X
BIT 0
FULL OFFSET
(1)
t
ENH
BIT X
(1)
t
LDH
t
DH
t
LDH
t
RTS
t
ENH
4667 drw19
t
ENS
W
x
WCLK
RCLK
REN
RT
OR
PAF
HF
PAE
Q
0
- Q
n
t
SKEW2
1
2
1
t
PAFS
t
HF
t
PAES
W
x+1
2
W
3
WEN
t
ENS
W
2
(4)
4
5
t
ENH
W
4
t
A
t
A
t
A
W
5
t
A
(4)
(4)
3
t
A
W1
34
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
NOTES:
1. m =
PAF offset.
2. D = maximum FIFO depth.
In IDT Standard mode: D = 1,024 for the IDT72V3640, 2,048 for the IDT72V3650, 4,096 for the IDT72V3660 and 8,192 for the IDT72V3670, 16,384 for the IDT72V3680 and 32,768
for the IDT72V3690.
In FWFT mode: D = 1,025 for the IDT72V3640, 2,049 for the IDT72V3650, 4,097 for the IDT72V3660, 8,193 for the IDT72V3670, 16,385 for the IDT72V3680 and 32,769 for the
IDT72V3690.
3. t
SKEW2
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that
PAF will go HIGH (after one WCLK cycle plus t
PAFS
). If the time between the
rising edge of RCLK and the rising edge of WCLK is less than t
SKEW2
, then the
PAF deassertion time may be delayed one extra WCLK cycle.
4.
PAF is asserted and updated on the rising edge of WCLK only.
5. Select this mode by setting PFM HIGH during Master Reset.
WCLK
WEN
PAF
RCLK
(3)
t
PAFS
REN
4667 drw23
D - (m+1) words in FIFO
(2)
D - m words in FIFO
(2)
1
2
1
2
D-(m+1) words
in FIFO
(2)
t
PAFS
t
ENH
t
ENS
t
SKEW2
t
ENH
t
ENS
t
CLKL
t
CLKL
RCLK
LD
REN
Q
0
- Q
n
t
LDH
t
LDS
t
ENS
DATA IN OUTPUT REGISTER
PAE OFFSET
PAF OFFSET
t
ENH
t
ENH
t
LDH
4667 drw22
t
CLK
t
A
t
A
t
CLKH
t
CLKL
WCLK
LD
WEN
D
0
- D
n
4667 drw21
t
LDS
t
ENS
PAE
OFFSET
PAF
OFFSET
t
DS
t
DH
t
LDH
t
ENH
t
CLK
t
LDH
t
ENH
t
DH
t
CLKH
t
CLKL
Figure 18. Synchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)
NOTES:
1. OE = LOW.
2. The timing diagram illustrates reading of offset registers with an output bus width of 36 bits.
Figure 17. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT Modes)
Figure 16. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
NOTE:
1. This timing diagram illustrates programming with an input bus width of 36 bits.
35
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
NOTES:
1. n =
PAE offset.
2. For IDT Standard mode
3. For FWFT mode.
4. t
SKEW2
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
PAE will go HIGH (after one RCLK cycle plus t
PAES
). If the time between the rising edge of
WCLK and the rising edge of RCLK is less than t
SKEW2
, then the
PAE deassertion may be delayed one extra RCLK cycle.
5.
PAE is asserted and updated on the rising edge of WCLK only.
6. Select this mode by setting PFM HIGH during Master Reset.
Figure 19. Synchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)
NOTES:
1. m =
PAF offset.
2. D = maximum FIFO Depth.
In IDT Standard Mode: D = 1,024 for the IDT72V3640, 2,048 for the IDT72V3650, 4,096 for the IDT72V3660, 8,192 for the IDT72V3670, 16,384 for the IDT72V3680 and 32,768
for the IDT72V3690.
In FWFT Mode: D = 1,025 for the IDT72V3640, 2,049 for the IDT72V3650, 4,097 for the IDT72V3660, 8,193 for the IDT72V3670, 16,385 for the IDT72V3680 and 32,769 for the
IDT72V3690.
3.
PAF is asserted to LOW on WCLK transition and reset to HIGH on RCLK transition.
4. Select this mode by setting PFM LOW during Master Reset.
Figure 20. Asynchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)
WCLK
t
CLKH
t
CLKL
t
ENS
t
ENH
WEN
PAF
t
ENS
t
PAFA
D - (m + 1) words
in FIFO
RCLK
t
PAFA
REN
4667 drw25
D - m words
in FIFO
D - (m + 1) words in FIFO
WCLK
t
ENH
t
CLKH
t
CLKL
WEN
PAE
RCLK
t
ENS
n words in FIFO
(2)
,
n+1 words in FIFO
(3)
t
PAES
t
SKEW2
t
PAES
1
2
1
2
(4)
REN
4667 drw24
t
ENS
t
ENH
n+1 words in FIFO
(2)
,
n+2 words in FIFO
(3)
n words in FIFO
(2)
,
n+1 words in FIFO
(3)
36
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
NOTES:
1. n =
PAE offset.
2. For IDT Standard Mode.
3. For FWFT Mode.
4.
PAE is asserted LOW on RCLK transition and reset to HIGH on WCLK transition.
5. Select this mode by setting PFM LOW during Master Reset.
NOTES:
1. In IDT Standard mode: D = maximum FIFO depth. D = 1,024 for the IDT72V3640, 2,048 for the IDT72V3650, 4,096 for the IDT72V3660, 8,192 for the IDT72V3670, 16,384 for the
IDT72V3680 and 32,768 for the IDT72V3690.
2. In FWFT mode: D = maximum FIFO depth. D = 1,025 for the IDT72V3640, 2,049 for the IDT72V3650, 4,097 for the IDT72V3660, 8,193 for the IDT72V3670, 16,385 for the IDT72V3680
and 32,769 for the IDT72V3690.
Figure 22. Half-Full Flag Timing (IDT Standard and FWFT Modes)
Figure 21. Asynchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)
WCLK
t
ENS
t
ENH
WEN
HF
t
ENS
t
HF
RCLK
t
HF
REN
4667 drw27
t
CLKL
t
CLKH
D/2 words in FIFO
(1)
,
[
+ 1
]
words in FIFO
(2)
D-1
2
D/2 + 1 words in FIFO
(1)
,
[
+ 2
]
words in FIFO
(2)
D/2 words in FIFO
(1)
,
[
+ 1
]
words in FIFO
(2)
D-1
2
D-1
2
WCLK
t
CLKH
t
CLKL
t
ENS
t
ENH
WEN
PAE
t
ENS
t
PAEA
n + 1 words in FIFO
(2),
n + 2 words in FIFO
(3)
n words in FIFO
(2),
n + 1 words in FIFO
(3)
RCLK
t
PAEA
REN
4667 drw26
n words in FIFO
(2),
n + 1 words in FIFO
(3)
37
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 23. Asynchronous Write, Synchronous Read, Full Flag Operation (IDT Standard Mode)
Figure 24. Asynchronous Write, Synchronous Read, Empty Flag Operation (IDT Standard Mode)
NOTE:
1.
OE = LOW, WEN = LOW and RCS = LOW.
NOTE:
1.
OE = LOW, WEN = LOW and RCS = LOW.
RCLK
REN
4667 drw28
FF
Qn
W
0
t
A
W
1
t
ENH
t
ENS
t
FFA
t
FFA
t
FFA
WR
t
CYH
Dn
t
DS
W
D
t
DH
W
D+1
t
CYC
RCLK
REN
4667 drw29
Qn
Last Word
t
A
W
0
t
ENH
t
ENS
t
SKEW
WR
Dn
W
0
t
DH
1
2
t
A
W
1
t
REF
t
REF
EF
t
CYL
t
DS
t
CYH
W
1
t
DH
t
DS
t
CYC
38
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 25. Synchronous Write, Asynchronous Read, Full Flag Operation (IDT Standard Mode)
Figure 26. Synchronous Write, Asynchronous Read, Empty Flag Operation (IDT Standard Mode)
NOTE:
1.
OE = LOW, RCS = LOW and REN = LOW.
2. Asynchronous Read is available in IDT Standard Mode only.
NOTE:
1.
OE = LOW, REN = LOW and RCS = LOW.
2. Asynchronous Read is available in IDT Standard Mode only.
WCLK
WEN
4667 drw30
Qn
t
SKEW
RD
Dn
D
F
1
2
t
WFF
t
WFF
FF
t
CYL
t
CYH
Last Word
No Write
D
F+1
t
AA
W
X
t
AA
W
X+1
t
CYC
WCLK
WEN
4667 drw31
Qn
Last Word in Output Register
W
0
RD
Dn
t
EFA
EF
t
CYH
t
ENS
t
ENH
W
0
t
DS
t
DH
t
EFA
t
AA
t
RPE
39
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 27. Asynchronous Write, Asynchronous Read, Empty Flag Operation (IDT Standard Mode)
Figure 28. Asynchronous Write, Asynchronous Read, Full Flag Operation (IDT Standard Mode)
NOTES:
1.
OE = LOW, WEN = LOW, REN = LOW and RCS = LOW
2. Asynchronous Read is available in IDT Standard Mode only.
NOTES:
1.
OE = LOW, WEN = LOW, REN = LOW and RCS = LOW.
2. Asynchronous Read is available in IDT Standard Mode only.
4667 drw32
Qn
Last Word in O/P Register
t
AA
W
0
t
CYH
WR
Dn
W
0
t
DH
t
AA
W
1
t
EFA
t
EFA
EF
t
CYL
W
1
t
DH
t
DS
RD
t
CYC
t
RPE
4667 drw33
t
CYH
WR
Dn
W
y
t
DH
t
FFA
FF
t
CYL
t
DS
W
y+1
t
DH
t
DS
RD
W
x
t
AA
W
x+1
W
x+2
Qn
t
FFA
t
CYC
t
CYH
t
CYL
t
CYC
t
AA
40
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
NOTES:
1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
2. Do not connect any output control signals directly together.
3. FIFO #1 and FIFO #2 must be the same depth, but may be different word widths.
OPTIONAL CONFIGURATIONS
WIDTH EXPANSION CONFIGURATION
Word width may be increased simply by connecting together the control
signals of multiple devices. Status flags can be detected from any one device.
The exceptions are the
EF and FF functions in IDT Standard mode and the IR
and
OR functions in FWFT mode. Because of variations in skew between RCLK
and WCLK, it is possible for
EF/FF deassertion and IR/OR assertion to vary
by one cycle between FIFOs. In IDT Standard mode, such problems can be
Figure 29. Block Diagram of 1,024 x 72, 2,048 x 72, 4,096 x 72, 8,192 x 72, 16,384 x 72 and 32,768 x 72 Width Expansion
avoided by creating composite flags, that is, ANDing
EF of every FIFO, and
separately ANDing
FF of every FIFO. In FWFT mode, composite flags can be
created by ORing
OR of every FIFO, and separately ORing IR of every FIFO.
Figure 29 demonstrates a width expansion using two IDT72V3640/
72V3650/72V3660/72V3670/72V3680/72V3690 devices. D
0
- D
35
from each
device form a 72-bit wide input bus and Q
0
-Q
35
from each device form a 72-
bit wide output bus. Any word width can be attained by adding additional
IDT72V3640/72V3650/72V3660/72V3670/72V3680/72V3690 devices.
WRITE CLOCK (WCLK)
m + n
m
n
MASTER RESET (
MRS)
READ CLOCK (RCLK)
DATA OUT
n
m + n
WRITE ENABLE (
WEN)
FULL FLAG/INPUT READY (
FF/IR)
PROGRAMMABLE (
PAF)
PROGRAMMABLE (
PAE)
EMPTY FLAG/OUTPUT READY (
EF/OR) #2
OUTPUT ENABLE (
OE)
READ ENABLE (
REN)
m
LOAD (
LD)
IDT
72V3640
72V3650
72V3660
72V3670
72V3680
72V3690
EMPTY FLAG/OUTPUT READY (
EF/OR) #1
PARTIAL RESET (
PRS)
4667 drw34
FULL FLAG/INPUT READY (
FF/IR) #2
HALF-FULL FLAG (
HF)
FIRST WORD FALL THROUGH/
SERIAL INPUT (FWFT/SI)
RETRANSMIT (
RT)
#1
FIFO
#2
GATE
(1)
GATE
(1)
D
0
- Dm
DATA IN
Dm
+1
- Dn
Q
0
- Qm
Qm
+1
- Qn
FIFO
#1
IDT
72V3640
72V3650
72V3660
72V3670
72V3680
72V3690
41
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 30. Block Diagram of 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36, 32,768 x 36 and 65,536 x 36 Depth Expansion
DEPTH EXPANSION CONFIGURATION (FWFT MODE ONLY)
The IDT72V3640 can easily be adapted to applications requiring depths
greater than 1,024, 2,048 for the IDT72V3650, 4,096 for the IDT72V3660,
8,192 for the IDT72V3670, 16,384 for the IDT72V3680 and 32,768 for the
IDT72V3690 with an 36-bit bus width. In FWFT mode, the FIFOs can be
connected in series (the data outputs of one FIFO connected to the data inputs
of the next) with no external logic necessary. The resulting configuration
provides a total depth equivalent to the sum of the depths associated with each
single FIFO. Figure 30 shows a depth expansion using two IDT72V3640/
72V3650/72V3660/72V3670/72V3680/72V3690 devices.
Care should be taken to select FWFT mode during Master Reset for all FIFOs
in the depth expansion configuration. The first word written to an empty
configuration will pass from one FIFO to the next ("ripple down") until it finally
appears at the outputs of the last FIFO in the chain no read operation is
necessary but the RCLK of each FIFO must be free-running. Each time the data
word appears at the outputs of one FIFO, that device's
OR line goes LOW,
enabling a write to the next FIFO in line.
For an empty expansion configuration, the amount of time it takes for
OR of
the last FIFO in the chain to go LOW (i.e. valid data to appear on the last FIFO's
outputs) after a word has been written to the first FIFO is the sum of the delays
for each individual FIFO:
(N 1)*(4*transfer clock) + 3*T
RCLK
where N is the number of FIFOs in the expansion and T
RCLK
is the RCLK period.
Note that extra cycles should be added for the possibility that the t
SKEW1
specification is not met between WCLK and transfer clock, or RCLK and transfer
clock, for the
OR flag.
The "ripple down" delay is only noticeable for the first word written to an empty
depth expansion configuration. There will be no delay evident for subsequent
words written to the configuration.
The first free location created by reading from a full depth expansion
configuration will "bubble up" from the last FIFO to the previous one until it finally
moves into the first FIFO of the chain. Each time a free location is created in one
FIFO of the chain, that FIFO's
IR line goes LOW, enabling the preceding FIFO
to write a word to fill it.
For a full expansion configuration, the amount of time it takes for
IR of the first
FIFO in the chain to go LOW after a word has been read from the last FIFO is
the sum of the delays for each individual FIFO:
(N 1)*(3*transfer clock) + 2 T
WCLK
where N is the number of FIFOs in the expansion and T
WCLK
is the WCLK
period. Note that extra cycles should be added for the possibility that the t
SKEW1
specification is not met between RCLK and transfer clock, or WCLK and transfer
clock, for the
IR flag.
The Transfer Clock line should be tied to either WCLK or RCLK, whichever
is faster. Both these actions result in data moving, as quickly as possible, to the
end of the chain and free locations to the beginning of the chain.
Dn
INPUT READY
WRITE ENABLE
WRITE CLOCK
WEN
WCLK
IR
DATA IN
RCLK
READ CLOCK
RCLK
REN
OE
OUTPUT ENABLE
OUTPUT READY
Qn
Dn
IR
GND
WEN
WCLK
OR
REN
OE
Qn
READ ENABLE
OR
DATA OUT
IDT
72V3640
72V3650
72V3660
72V3670
72V3680
72V3690
TRANSFER CLOCK
4667 drw 35
n
n
n
FWFT/SI
FWFT/SI
FWFT/SI
IDT
72V3640
72V3650
72V3660
72V3670
72V3680
72V3690
42
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 31. Standard JTAG Timing
SYSTEM INTERFACE PARAMETERS
Parameter
Symbol
Test
Conditions
Min.
Max. Units
JTAG Clock Input Period t
TCK
-
100
-
ns
JTAG Clock HIGH
t
TCKHIGH
-
40
-
ns
JTAG Clock Low
t
TCKLOW
-
40
-
ns
JTAG Clock Rise Time
t
TCKRise
-
-
5
(1)
ns
JTAG Clock Fall Time
t
TCKFall
-
-
5
(1)
ns
JTAG Reset
t
RST
-
50
-
ns
JTAG Reset Recovery
t
RSR
-
50
-
ns
JTAG AC ELECTRICAL
CHARACTERISTICS
(V
CC
= 3.3V
5%; Tcase = 0C to +85C)
IDT72V3640
IDT72V3650
IDT72V3660
IDT72V3670
IDT72V3680
IDT72V3690
Parameter
Symbol
Test Conditions
Min.
Max.
Units
Data Output
t
DO
= Max
-
20
ns
Data Output Hold
t
DOH
(1)
0
-
ns
Data Input
t
DS
t
rise=3ns
10
-
ns
t
DH
t
fall=3ns
10
-
NOTE:
1. 50pf loading on external output signals.
NOTE:
1. Guaranteed by design.
t
TCK
t
4
t
2
t
3
t
1
t
DS
t
DH
TDO
TDO
TDI/
TMS
TCK
TRST
t
5
t
DO
Notes to diagram:
t1 =
t
TCKLOW
t2 =
t
TCKHIGH
t3 =
t
TCKFALL
t4 = t
TCKRise
t5 =
t
RST
(reset pulse width)
t6 = t
RSR
(reset recovery)
4667 drw36
t
6
43
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
JTAG INTERFACE
Five additional pins (TDI, TDO, TMS, TCK and
TRST) are provided to
support the JTAG boundary scan interface. The IDT72V3640/72V3650/
72V3660/72V3670/72V3680/72V3690 incorporates the necessary tap con-
troller and modified pad cells to implement the JTAG facility.
Note that IDT provides appropriate Boundary Scan Description Language
program files for these devices.
The Standard JTAG interface consists of four basic elements:
Test Access Port (TAP)
TAP controller
Instruction Register (IR)
Data Register Port (DR)
The following sections provide a brief description of each element. For a
complete description refer to the IEEE Standard Test Access Port Specification
(IEEE Std. 1149.1-1990).
The Figure below shows the standard Boundary-Scan Architecture
Figure 32. Boundary Scan Architecture
TEST ACCESS PORT (TAP)
The Tap interface is a general-purpose port that provides access to the
internal of the processor. It consists of four input ports (TCLK, TMS, TDI,
TRST)
and one output port (TDO).
THE TAP CONTROLLER
The Tap controller is a synchronous finite state machine that responds to
TMS and TCLK signals to generate clock and control signals to the Instruction
and Data Registers for capture and update of data.
T
A
P
TAP
Cont-
roller
Mux
DeviceID Reg.
Boundary Scan Reg.
Bypass Reg.
clkDR, ShiftDR
UpdateDR
TDO
TDI
TMS
TCLK
TRST
clklR, ShiftlR
UpdatelR
Instruction Register
Instruction Decode
Control Signals
4667 drw37
44
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
Figure 33. TAP Controller State Diagram
Test-Logic
Reset
Run-Test/
Idle
1
0
0
Select-
DR-Scan
Select-
IR-Scan
1
1
1
Capture-IR
0
Capture-DR
0
0
EXit1-DR
1
Pause-DR
0
Exit2-DR
1
Update-DR
1
Exit1-IR
1
Exit2-IR
1
Update-IR
1
1
0
1
1
1
4667 drw38
0
Shift-DR
0
0
0
Shift-IR
0
0
Pause-IR
0
1
Input = TMS
0
0
1
Refer to the IEEE Standard Test Access Port Specification (IEEE Std.
1149.1) for the full state diagram
All state transitions within the TAP controller occur at the rising edge of the
TCLK pulse. The TMS signal level (0 or 1) determines the state progression
that occurs on each TCLK rising edge. The TAP controller takes precedence
over the FIFO memory and must be reset after power up of the device. See
TRST description for more details on TAP controller reset.
CAPTURE-DR
Data is loaded from the parallel input pins or core outputs into the Data
Register.
SHIFT-DR
The previously captured data is shifted in serially, LSB first at the rising edge
of TCLK in the TDI/TDO path and shifted out serially, LSB first at the falling edge
of TCLK towards the output.
UPDATE-DR
The shifting process has been completed. The data is latched into their
parallel outputs in this state to be accessed through the internal bus.
EXIT1-DR / EXIT2-DR
This is a temporary controller state. If TMS is held high, a rising edge applied
to TCK while in this state causes the controller to enter the Update-DR state. This
terminates the scanning process. All test data registers selected by the current
instruction retain their previous state unchanged.
PAUSE-DR
This controller state allows shifting of the test data register in the serial path
between TDI and TDO to be temporarily halted. All test data registers selected
by the current instruction retain their previous state unchanged.
Capture-IR, Shift-IR and Update-IR, Exit-IR and Pause-IR are
similar to Data registers. These instructions operate on the instruction registers.
NOTES:
1. Five consecutive TCK cycles with TMS = 1 will reset the TAP.
2. TAP controller does not automatically reset upon power-up. The user must provide a reset to the TAP controller (either by
TRST or TMS).
3. TAP controller must be reset before normal FIFO operations can begin.
45
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V3640/50/60/70/80/90 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36 and 32,768 x 36
THE INSTRUCTION REGISTER
The Instruction register allows an instruction to be shifted in serially into the
processor at the rising edge of TCLK.
The Instruction is used to select the test to be performed, or the test data
register to be accessed, or both. The instruction shifted into the register is latched
at the completion of the shifting process when the TAP controller is at Update-
IR state.
The instruction register must contain 4 bit instruction register-based cells
which can hold instruction data. These mandatory cells are located nearest the
serial outputs they are the least significant bits.
TEST DATA REGISTER
The Test Data register contains three test data registers: the Bypass, the
Boundary Scan register and Device ID register.
These registers are connected in parallel between a common serial input
and a common serial data output.
The following sections provide a brief description of each element. For a
complete description, refer to the IEEE Standard Test Access Port Specification
(IEEE Std. 1149.1-1990).
TEST BYPASS REGISTER
The register is used to allow test data to flow through the device from TDI
to TDO. It contains a single stage shift register for a minimum length in serial path.
When the bypass register is selected by an instruction, the shift register stage
is set to a logic zero on the rising edge of TCLK when the TAP controller is in
the Capture-DR state.
The operation of the bypass register should not have any effect on the
operation of the device in response to the BYPASS instruction.
THE BOUNDARY-SCAN REGISTER
The Boundary Scan Register allows serial data TDI be loaded in to or read
out of the processor input/output ports. The Boundary Scan Register is a part
of the IEEE 1149.1-1990 Standard JTAG Implementation.
THE DEVICE IDENTIFICATION REGISTER
The Device Identification Register is a Read Only 32-bit register used to
specify the manufacturer, part number and version of the processor to be
determined through the TAP in response to the IDCODE instruction.
IDT JEDEC ID number is 0xB3. This translates to 0x33 when the parity
is dropped in the 11-bit Manufacturer ID field.
For the IDT72V3640/72V3650/72V3660/72V3670/72V3680/72V3690,
the Part Number field contains the following values:
IDT72V3640/50/60/70/80/90 JTAG Device Identification Register
31(MSB)
28 27
12 11
1 0(LSB)
Version (4 bits)
Part Number (16-bit) Manufacturer ID (11-bit)
0X0
0X33
1
JTAG INSTRUCTION REGISTER
The Instruction register allows instruction to be serially input into the device
when the TAP controller is in the Shift-IR state. The instruction is decoded to
perform the following:
Select test data registers that may operate while the instruction is
current. The other test data registers should not interfere with chip
operation and the selected data register.
Define the serial test data register path that is used to shift data between
TDI and TDO during data register scanning.
The Instruction Register is a 4 bit field (i.e.IR3, IR2, IR1, IR0) to decode 16
different possible instructions. Instructions are decoded as follows.
Hex
Instruction
Function
Value
0x00
EXTEST
Select Boundary Scan Register
0x02
IDCODE
Select Chip Identification data register
0x01
SAMPLE/PRELOAD
Select Boundary Scan Register
0x03
HI-Z
JTAG
0x0F
BYPASS
Select Bypass Register
Table 6. JTAG Instruction Register Decoding
The following sections provide a brief description of each instruction. For
a complete description refer to the IEEE Standard Test Access Port Specification
(IEEE Std. 1149.1-1990).
EXTEST
The mandatory EXTEST instruction is provided for external circuity and
board level interconnection check.
IDCODE
This instruction is provided to select Device Identification Register to read
out manufacture's identity, part number and version number.
SAMPLE/PRELOAD
The mandatory SAMPLE/PRELOAD instruction allows data values to be
loaded onto the latched parallel outputs of the boundary-scan shift register prior
to selection of the boundary-scan test instruction. The SAMPLE instruction
allows a snapshot of data flowing from the system pins to the on-chip logic or vice
versa.
HIGH-Z
This instruction places all the output pins on the device into a high impedance
state.
BYPASS
The Bypass instruction contains a single shift-register stage and is set to
provide a minimum-length serial path between the TDI and the TDO pins of the
device when no test operation of the device is required.
Device
Part# Field
IDT72V3640
04E5
IDT72V3650
04E4
IDT72V3660
04E3
IDT72V3670
04E2
IDT72V3680
04E1
IDT72V3690
04E0
46
CORPORATE HEADQUARTERS
for SALES:
for Tech Support:
2975 Stender Way
800-345-7015 or 408-727-6116
408-330-1753
Santa Clara, CA 95054
fax: 408-492-8674
email: FIFOhelp@idt.com
www.idt.com
ORDERING INFORMATION
Thin Plastic Quad Flatpack (TQFP, PK128-1)
Plastic Ball Grid Array (PBGA, BB144-1)
Commercial (0
C to +70C)
Industrial (-40
C to +85C)
Low Power
1,024 x 36
3.3V SuperSync II FIFO
2,048 x 36
3.3V SuperSync II FIFO
4,096 x 36
3.3V SuperSync II FIFO
8,192 x 36
3.3V SuperSync II FIFO
16,384 x 36
3.3V SuperSync II FIFO
32,768 x 36
3.3V SuperSync II FIFO
4667 drw 39
Clock Cycle Time (t
CLK
)
Speed in Nanoseconds
Commercial, PBGA & TQFP Only
Commercial, PBGA & TQFP Only
Commercial, TQFP Only
Com'l & Ind'l, TQFP Only
6
7-5
10
15
IDT
XXXXX
Device Type
X
Power
XX
Speed
X
Package
X
Process /
Temperature
Range
BLANK
I
(1)
72V3640
72V3650
72V3660
72V3670
72V3680
72V3690
PF
BB
L
NOTE:
1. Industrial temperature range is available by special order for speed grades faster than 15ns.
DATASHEET DOCUMENT HISTORY
05/25/2000
pgs. 1, 6, 7, 8, 34, and 35.
07/28/2000
pgs. 13, 14, and 34.
12/14/2000
pgs. 6, 7, and 8.
03/27/2001
pg.
7.
04/06/2001
pgs. 4, 5, and 18.
12/14/2001
pgs. 1-46.
12/20/2001
pg.
9.
03/25/2002
pg.
42.
04/19/2002
pg.
3.
05/24/2002
pgs. 3, and 11.
01/20/2003
pgs. 1, 7, 9, 10, and 16.
02/11/2003
pgs. 7, and 44.