INDUSTRIAL TEMPERATURE RANGE
IDT74LVC07A
3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS
1
JULY 2000
INDUSTRIAL TEMPERATURE RANGE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2000 Integrated Device Technology, Inc.
DSC-4723/1
FEATURES:
0.5 MICRON CMOS Technology
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
V
CC
= 3.3V 0.3V, Normal Range
V
CC
= 2.7V to 3.6V, Extended Range
CMOS power levels (0.4
W typ. static)
Rail-to-Rail output swing for increased noise margin
All inputs, outputs, and I/Os are 5V tolerant
Supports hot insertion
Available in SOIC, SSOP, and TSSOP packages
FUNCTIONAL BLOCK DIAGRAM
DRIVE FEATURES:
High Output Drivers: 24mA
Reduced system switching noise
PIN CONFIGURATION
SOIC/ SSOP/ TSSOP
TOP VIEW
FUNCTION TABLE
(EACH BUFFER/DRIVER)
(1)
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
Inputs
Outputs (with pull-up)
xA
xY
H
H
L
L
Pin Names
Description
x A
Data Inputs
x Y
Data Outputs
PIN DESCRIPTION
APPLICATIONS:
5V and 3.3V mixed voltage systems
Data communication and telecommunication systems
IDT74LVC07A
DESCRIPTION:
This hex buffer/driver is built using advanced dual metal CMOS technol-
ogy. The outputs of the LVC07A device are open-drain and can be
connected to other open-drain outputs to implement active-low wired-OR or
active-high wired-AND functions. The maximum sink current is 24mA.
The LVC07A has been designed with a +24mA output driver. This driver
is capable of driving a moderate to heavy load while maintaining speed
performance.
Inputs can be driven from either 2.5V, 3.3V (LVTTL), or 5V (CMOS)
devices. This feature allows the use of this device as a translator in a mixed-
system environment.
3.3V CMOS HEX
BUFFER/DRIVER WITH
OPEN-DRAIN OUTPUTS
AND 5 VOLT TOLERANT I/O
Y
A
2
3
1
1
Y
V
CC
1
A
5
6
4
GND
7
13
12
14
10
9
11
8
2
A
3
A
2
Y
3
Y
6
Y
6
A
5
A
4
A
5
Y
4
Y
INDUSTRIAL TEMPERATURE RANGE
2
IDT74LVC07A
3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS
Symbol
Description
Max
Unit
V
TERM
Terminal Voltage with Respect to GND
0.5 to +6.5
V
T
STG
Storage Temperature
65 to +150
C
I
OUT
DC Output Current
50 to +50
mA
I
IK
Continuous Clamp Current,
50
mA
I
OK
V
I
< 0 or V
O
< 0
I
CC
Continuous Current through each
100
mA
I
SS
V
CC
or GND
ABSOLUTE MAXIMUM RATINGS
(1)
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
NOTE:
1. As applicable to the device type.
Symbol
Parameter
(1)
Conditions
Typ.
Max.
Unit
C
IN
Input Capacitance
V
IN
= 0V
4.5
6
pF
C
OUT
Output Capacitance
V
OUT
= 0V
5.5
8
pF
C
I/O
I/O Port Capacitance
V
IN
= 0V
6.5
8
pF
CAPACITANCE
(T
A
= +25C, F = 1.0MHz)
Symbol
Parameter
Test Conditions
Min.
Typ.
(1)
Max.
Unit
V
CC
= 2.3V to 2.7V
1.7
--
--
V
IH
Input HIGH Voltage Level
V
CC
= 2.7V to 3.6V
2
--
--
V
V
CC
= 4.5V to 5.5V
0.7 x V
CC
--
--
V
CC
= 2.3V to 2.7V
--
--
0.7
V
IL
Input LOW Voltage Level
V
CC
= 2.7V to 3.6V
--
--
0.8
V
V
CC
= 4.5V to 5.5V
--
--
0.3 x V
CC
I
IH
Input Leakage Current
V
CC
= 3.6V
V
I
= 0 to 5.5V
--
--
5
A
I
IL
I
OZH
High Impedance Output Current
V
CC
= 3.6V
V
O
= 0 to 5.5V
--
--
10
A
I
OZL
(3-State Output pins)
I
OFF
Input/Output Power Off Leakage
V
CC
= 0V, V
IN
or V
O
5.5V
--
--
50
A
V
IK
Clamp Diode Voltage
V
CC
= 2.3V, I
IN
= 18mA
--
0.7
1.2
V
V
H
Input Hysteresis
V
CC
= 3.3V
--
100
--
mV
I
CCL
Quiescent Power Supply Current
V
CC
= 3.6V, V
IN
= GND or V
CC
--
--
10
A
I
CCH
I
CCZ
I
CC
Quiescent Power Supply Current
One input at V
CC
- 0.6V, other inputs at V
CC
or GND
--
--
500
A
Variation
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Condition: T
A
= 40C to +85C
NOTE:
1. Typical values are at V
CC
= 3.3V, +25C ambient.
INDUSTRIAL TEMPERATURE RANGE
IDT74LVC07A
3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS
3
NOTE:
1. V
IH
and V
IL
must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V
CC
range.
T
A
= 40C to + 85C.
OUTPUT DRIVE CHARACTERISTICS
Symbol
Parameter
Test Conditions
(1)
Min.
Max.
Unit
V
OL
Output LOW Voltage
V
CC
= 2.3V to 3.6V
I
OL
= 0.1mA
--
0.2
V
V
CC
= 2.3V
I
OL
= 6mA
--
0.4
I
OL
= 12mA
--
0.7
V
CC
= 2.7V
I
OL
= 12mA
--
0.4
V
CC
= 3V
I
OL
= 24mA
--
0.55
SWITCHING CHARACTERISTICS
(1)
V
CC
= 2.5V0.2V
V
CC
= 2.7V
V
CC
= 3.3V 0.3V
V
CC
= 5V0.5V
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
t
PZL
xA to xY
1
2.8
1
3.3
1
2.9
1
2.6
ns
t
PLZ
t
SK
(o)
Output Skew
(2)
--
--
--
--
--
--
--
500
ps
NOTES:
1. See TEST CIRCUITS AND WAVEFORMS. T
A
= 40C to + 85C.
2
Skew between any two outputs of the same package and switching in the same direction.
OPERATING CHARACTERISTICS, T
A
= 25C
V
CC
= 2.5V0.2V
V
CC
= 3.3V0.3V
V
CC
= 5V0.5V
Symbol
Parameter
Test Conditions
Typical
Typical
Typical
Unit
C
PD
Power Dissipation Capacitance per Buffer/Driver
C
L
= 0pF, f = 10Mhz
2.5
4
7
pF
INDUSTRIAL TEMPERATURE RANGE
4
IDT74LVC07A
3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS
Open
V
LOAD
GND
V
CC
Pulse
Generator
D.U.T.
500
500
C
L
R
T
V
IN
V
OUT
(1, 2)
LVC QUAD Link
INPUT
V
IH
0V
V
OH
V
OL
t
PLH1
t
SK
(x)
OUTPUT 1
OUTPUT 2
t
PHL1
t
SK
(x)
t
PLH2
t
PHL2
V
T
V
T
V
OH
V
T
V
OL
t
SK
(x)
= t
PLH2
-
t
PLH1
or
t
PHL2
-
t
PHL1
LVC QUAD Link
DATA
INPUT
0V
0V
0V
0V
t
REM
TIMING
INPUT
ASYNCHRONOUS
CONTROL
SYNCHRONOUS
CONTROL
t
SU
t
H
t
SU
t
H
V
IH
V
T
V
IH
V
T
V
IH
V
T
V
IH
V
T
LOW-HIGH-LOW
PULSE
HIGH-LOW-HIGH
PULSE
V
T
t
W
SAME PHASE
INPUT TRANSITION
OPPOSITE PHASE
INPUT TRANSITION
0V
0V
V
OH
V
OL
t
PLH
t
PHL
t
PHL
t
PLH
OUTPUT
V
T
V
IH
V
T
V
T
V
IH
V
T
CONTROL
INPUT
t
PLZ
0V
OUTPUT
NORMALLY
LOW
t
PZH
0V
SWITCH
CLOSED
OUTPUT
NORMALLY
HIGH
ENABLE
DISABLE
SWITCH
OPEN
t
PHZ
0V
V
LZ
V
OH
V
T
V
T
t
PZL
V
LOAD/2
V
LOAD/2
V
IH
V
T
V
OL
V
HZ
LVC QUAD Link
LVC QUAD Link
LVC QUAD Link
LVC QUAD Link
TEST CIRCUITS AND WAVEFORMS
Propagation Delay
Test Circuit for All Outputs
Set-up, Hold, and Release Times
NOTES:
1. For t
SK
(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t
SK
(b) OUTPUT1 and OUTPUT2 are in the same bank.
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termination resistance: should be equal to Z
OUT
of the Pulse Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
10MHz; t
F
2ns; t
R
2ns.
2. Pulse Generator for All Pulses: Rate
10MHz; t
F
2.5ns; t
R
2.5ns.
Output Skew - t
SK
(
X
)
Pulse Width
TEST CONDITIONS
SWITCH POSITION
Test
Switch
t
PZL
V
LOAD
t
PLZ
t
PHZ
t
PZH
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
Enable and Disable Times
Symbol
V
CC
(1)
V
CC
(2)
V
CC
(2)
Unit
= 2.5V0.2V
=3.3V0.3V & 2.7V
= 5V0.5V
V
LOAD
2 x Vcc
6
2 x Vcc
V
V
IH
Vcc
2.7
3
V
V
T
Vcc / 2
1.5
1.5
V
V
LZ
150
300
200
mV
V
HZ
150
300
200
mV
C
L
30
50
50
pF
INDUSTRIAL TEMPERATURE RANGE
IDT74LVC07A
3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS
5
ORDERING INFORMATION
CORPORATE HEADQUARTERS
for SALES:
for Tech Support:
2975 Stender Way
800-345-7015 or 408-727-6116
logichelp@idt.com
Santa Clara, CA 95054
fax: 408-492-8674
(408) 654-6459
www.idt.com
IDT
XX
LVC
XXX
XX
Package
Device Type
Temp. Range
DC
PY
PG
Shrink Small Outline Package
Thin Shrink Small Outline Package
Small Outline IC
74
Hex Buffer/Driver with Open Drain Outputs, +24mA
40C to +85C
07A
PDF 
ZIP