ChipFind - документация

Электронный компонент: IDT74LVC2952A

Скачать:  PDF   ZIP
Untitled-28
background image
1
EXTENDED COMMERCIAL TEMPERATURE RANGE
IDT74LVC2952A
3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER
C
1
1
D
OEAB
CLKENAB
CLKAB
OEBA
A
1
B
1
TO SEVEN OTHER CHANNELS
CLKENBA
CLKBA
11
10
9
15
16
8
14
13
1
D
C
1
NO
NO
NO
NO
NO
T RECOMMENDED
T RECOMMENDED
T RECOMMENDED
T RECOMMENDED
T RECOMMENDED
FOR NEW DESIGNS
FOR NEW DESIGNS
FOR NEW DESIGNS
FOR NEW DESIGNS
FOR NEW DESIGNS
OCTOBER 1999
1999 Integrated Device Technology, Inc.
DSC-4581/-
c
IDT74LVC2952A
EXTENDED COMMERCIAL TEMPERATURE RANGE
DESCRIPTION:
The LVC2952A octal bus transceiver and register is built using ad-
vanced dual metal CMOS technology. This high speed low power device
is organized as 8-bit back-to-back registers with separate input and output
control for indepedent control of data flow in either direction. Data on the
A or B bus is stored in the registers on the low-to-high transition of the clock
(CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or
CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input
low accesses the data of either port.
All pins can be driven from either 3.3V or 5V devices. This feature allows
the use of this device as a translator in a mixed 3.3V/5V system environ-
ment.
The LVC2952A has been designed with a
24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining
speed performance.
FEATURES:
0.5 MICRON CMOS Technology
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
1.27mm pitch SOIC, 0.65mm pitch SSOP,
0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
Extended commercial range of 40C to +85C
V
CC
= 3.3V 0.3V, Normal Range
V
CC
= 2.3V to 3.6V, Extended Range
CMOS power levels (0.4W typ. static)
Rail-to-Rail output swing for increased noise margin
All inputs, outputs and I/O are 5 Volt tolerant
Supports hot insertion
3.3V CMOS OCTAL BUS
TRANSCEIVER AND
REGISTER WITH 3-STATE OUT-
PUTS AND 5 VOLT TOLERANT I/O
FUNCTIONAL BLOCK DIAGRAM
Drive Feature for LVC2952A:
Balanced Output Drivers:
24mA
APPLICATIONS:
5V and 3.3V mixed voltage systems
Data communication and telecommunication systems
background image
2
EXTENDED COMMERCIAL TEMPERATURE RANGE
IDT74LVC2952A
3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER
SOIC/ SSOP/ QSOP/ TSSOP
TOP VIEW
PIN CONFIGURATION
2
3
1
V
CC
20
19
18
A
4
A
5
A
3
A
7
A
6
15
A
1
16
9
10
A
2
23
22
24
21
17
5
6
B
2
7
B
4
B
3
4
B
6
B
5
SO24-2
SO24-7
SO24-8
SO24-9
8
B
1
13
CLKBA
14
11
12
CLKENAB
GND
CLKENBA
B
7
B
8
A
8
OEAB
CLKAB
OEBA
FUNCTION TABLE
(1, 2)
Inputs
Outputs
CLKENAB
CLKAB
OEAB
Ax
Bx
H
X
L
X
B
0
(3)
X
H or L
L
X
B
0
(3)
L
L
L
L
L
L
H
H
X
X
H
X
Z
NOTES:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
= LOW-to-HIGH Transition
2. A-to-B data flow is shown; B-to-A flow control is similar but uses
CLKENBA
, CLKBA, and
OEBA
.
3. B
0
= Level of B before the indicated steady-state input conditions
were established.
PIN DESCRIPTION
Pin Names
Description
OEAB
A-to-B Output Enable Input (Active LOW)
OEBA
B-to-A Output Enable Input (Active LOW)
CLKENAB
A-to-B Clock Enable Input (Active LOW)
CLKENBA
B-to-A Clock Enable Input (Active LOW)
CLKAB
A-to-B Clock Input
CLKBA
B-to-A Clock Input
Ax
A-to-B Data Inputs or B-to-A 3-State Outputs
BX
B-to-A Data Inputs or A-to-B 3-State Outputs
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
Description
Max.
Unit
V
TERM
Terminal Voltage with Respect to GND
0.5 to +6.5
V
T
STG
Storage Temperature
65 to +150
C
I
OUT
DC Output Current
50 to +50
mA
I
IK
I
OK
Continuous Clamp Current,
V
I
< 0 or V
O
< 0
50
mA
I
CC
I
SS
Continuous Current through
each V
CC
or GND
100
mA
8LVC
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
CAPACITANCE
(T
A
= +25C, f = 1.0MH
Z
)
Symbol
Parameter
(1)
Conditions
Typ.
Max.
Unit
C
IN
Input Capacitance
V
IN
= 0V
4.5
6
pF
C
OUT
Output
Capacitance
V
OUT
= 0V
5.5
8
pF
C
I/O
I/O Port
Capacitance
V
IN
= 0V
6.5
8
pF
8LVC Link
NOTE:
1. As applicable to the device type.
background image
3
EXTENDED COMMERCIAL TEMPERATURE RANGE
IDT74LVC2952A
3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Condition: T
A
= 40C To +85C
Symbol
Parameter
Test Conditions
Min.
Typ.
(1)
Max.
Unit
V
IH
Input HIGH Voltage Level
V
CC
= 2.3V to 2.7V
1.7
--
--
V
V
CC
= 2.7V to 3.6V
2
--
--
V
IL
Input LOW Voltage Level
V
CC
= 2.3V to 2.7V
--
--
0.7
V
V
CC
= 2.7V to 3.6V
--
--
0.8
I
IH
I
IL
Input Leakage Current
V
CC
= 3.6V
V
I
= 0 to 5.5V
--
--
5
A
I
OZH
High Impedance Output Current
V
CC
= 3.6V
V
O
= 0 to 5.5V
--
--
10
A
I
OZL
(3-State Output pins)
I
OFF
Input/Output Power Off Leakage
V
CC
= 0V, V
IN
or V
O
5.5V
--
--
50
A
V
IK
Clamp Diode Voltage
V
CC
= 2.3V, I
IN
= 18mA
--
0.7
1.2
V
V
H
Input Hysteresis
V
CC
= 3.3V
--
100
--
mV
I
CCL
I
CCH
Quiescent Power Supply Current
V
CC
= 3.6V
V
IN
= GND or V
CC
--
--
10
A
I
CCZ
3.6
V
IN
5.5V
(2)
--
--
10
I
CC
Quiescent Power Supply
Current Variation
One input at V
CC
- 0.6V,
other inputs at V
CC
or GND
--
--
500
A
8LVC Link
NOTES:
1. Typical values are at V
CC
= 3.3V, +25C ambient.
2. This applies in the disabled state only.
OUTPUT DRIVE CHARACTERISTICS
Symbol
Parameter
Test Conditions
(1)
Min.
Max.
Unit
V
OH
Output HIGH Voltage
V
CC
= 2.3V to 3.6V
I
OH
= 0.1mA
V
CC
0.2
--
V
V
CC
= 2.3V
I
OH
= 6mA
2
--
V
CC
= 2.3V
I
OH
= 12mA
1.7
--
V
CC
= 2.7V
2.2
--
V
CC
= 3.0V
2.4
--
V
CC
= 3.0V
I
OH
= 24mA
2.2
--
V
OL
Output LOW Voltage
V
CC
= 2.3V to 3.6V
I
OL
= 0.1mA
--
0.2
V
V
CC
= 2.3V
I
OL
= 6mA
--
0.4
I
OL
= 12mA
--
0.7
V
CC
= 2.7V
I
OL
= 12mA
--
0.4
V
CC
= 3.0V
I
OL
= 24mA
--
0.55
8LVC Link
NOTE:
1. V
IH
and V
IL
must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the
appropriate V
CC
range. T
A
= 40C to +85C.
background image
4
EXTENDED COMMERCIAL TEMPERATURE RANGE
IDT74LVC2952A
3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER
OPERATING CHARACTERISTICS, VCC = 3.3V 0.3V, TA = 25C
Symbol
Parameter
Test Conditions
Typical
Unit
C
PD
Power Dissipation Capacitance per Transceiver Outputs enabled
C
L
= 0, f = 10Mhz
79
pF
C
PD
Power Dissipation Capacitance per Transceiver Outputs disabled
41
pF
SWITCHING CHARACTERISTICS
(1)
V
CC
= 2.5V 0.2V
V
CC
= 2.7V
V
CC
= 3.3V 0.3V
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
f
MAX
--
--
150
--
150
--
MHz
t
PLH
t
PHL
Propagation Delay
CLKAB or CLKBA to Bx or Ax
--
--
--
8.8
1
8.2
ns
t
PZH
t
PZL
Output Enable Time
OEBA or OEAB to Ax or Bx
--
--
--
9
1
7.8
ns
t
PHZ
t
PLZ
Output Disable Time
OEBA or OEAB to Ax or Bx
--
--
--
8.8
1
7.8
ns
t
SU
Set-up Time,
Data Before CLK
HIGH
--
--
1.7
--
1.3
--
ns
t
H
Hold Time,
Data After CLK
HIGH
--
--
1.8
--
1.1
--
ns
t
SU
Set-up Time,
CLKEN Before CLK
HIGH
--
--
1.3
--
1.1
--
ns
t
H
Hold Time,
CLKEN After CLK
HIGH
--
--
1.4
--
1.1
--
ns
t
W
Pulse Duration,
CLK HIGH or LOW
--
--
3.3
--
3.3
--
ns
t
SK(0)
Output Skew
(2)
--
--
--
--
--
1
ns
NOTES:
1. See test circuits and waveforms. T
A
= 40C to + 85C.
2. Skew between any two outputs of the same package and switching in the same direction.
background image
5
EXTENDED COMMERCIAL TEMPERATURE RANGE
IDT74LVC2952A
3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER
Open
V
LOAD
GND
V
CC
Pulse
Generator
D.U.T.
500
500
C
L
R
T
V
IN
V
OUT
(1, 2)
LVC Link
INPUT
V
IH
0V
V
OH
V
OL
t
PLH1
t
SK
(x)
OUTPUT 1
OUTPUT 2
t
PHL1
t
SK
(x)
t
PLH2
t
PHL2
V
T
V
T
V
OH
V
T
V
OL
t
SK
(x)
= t
PLH2
-
t
PLH1
or
t
PHL2
-
t
PHL1
LVC Link
SAME PHASE
INPUT TRANSITION
OPPOSITE PHASE
INPUT TRANSITION
0V
0V
V
OH
V
OL
t
PLH
t
PHL
t
PHL
t
PLH
OUTPUT
V
IH
V
T
V
T
V
IH
V
T
LVC Link
DATA
INPUT
0V
0V
0V
0V
t
REM
TIMING
INPUT
ASYNCHRONOUS
CONTROL
SYNCHRONOUS
CONTROL
t
SU
t
H
t
SU
t
H
V
IH
V
T
V
IH
V
T
V
IH
V
T
V
IH
V
T
LVC Link
LOW-HIGH-LOW
PULSE
HIGH-LOW-HIGH
PULSE
V
T
t
W
V
T
LVC Link
CONTROL
INPUT
t
PLZ
0V
OUTPUT
NORMALLY
LOW
t
PZH
0V
SW ITCH
CLOSED
OUTPUT
NORMALLY
HIGH
ENABLE
DISABLE
SWITCH
OPEN
t
PHZ
0V
V
OL+
V
LZ
V
OH
V
T
V
T
t
PZL
V
LOAD/2
V
LOAD/2
V
IH
V
T
V
OL
V
OH-
V
HZ
LVC Link
TEST CIRCUITS AND WAVEFORMS
TEST CONDITIONS
PROPAGATION DELAY
TEST CIRCUITS FOR ALL OUTPUTS
ENABLE AND DISABLE TIMES
SET-UP, HOLD, AND RELEASE TIMES
SWITCH POSITION
OUTPUT SKEW - tsk (x)
PULSE WIDTH
Symbol
V
CC
(1)
= 3.3V 0.3V
V
CC
(1)
= 2.7V
V
CC
(2)
= 2.5V 0.2V Unit
V
LOAD
6
6
2 x Vcc
V
V
IH
2.7
2.7
Vcc
V
V
T
1.5
1.5
V
CC
/ 2
V
V
LZ
300
300
150
mV
V
HZ
300
300
150
mV
C
L
50
50
30
pF
8LVC Link
DEFINITIONS:
C
L
=
Load capacitance: includes jig and probe capacitance.
R
T
=
Termination resistance: should be equal to Z
OUT
of the Pulse
Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
10MHz; t
F
2.5ns; t
R
2.5ns.
2. Pulse Generator for All Pulses: Rate
10MHz; t
F
2ns; t
R
2ns.
Test
Switch
Open Drain
Disable Low
Enable Low
V
LOAD
Disable High
Enable High
GND
All Other tests
Open
8LVC Link
NOTES:
1. For t
SK
(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t
SK
(b) OUTPUT1 and OUTPUT2 are in the same bank.
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control
Disable-HIGH.
background image
6
EXTENDED COMMERCIAL TEMPERATURE RANGE
IDT74LVC2952A
3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER
CORPORATE HEADQUARTERS
for SALES:
2975 Stender Way
800-345-7015 or 408-727-6116
Santa Clara, CA 95054
fax: 408-492-8674
www.idt.com*
*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
ORDERING INFORMATION
IDT
XX
LVC
XXXX
XX
Package
Device Type
Temp. Range
SO
PY
Q
PG
74
Small Outline IC (gull wing) (SO24-2)
Shrink Small Outline Package (SO24-7)
Quarter Size Small Outline Package (SO24-8)
Thin Shrink Small Outline Package (SO24-9)
Octal Bus Transceiver and Register with 3-State Outputs, 24mA
40C to +85C
X
Bus-Hold
2952A
No Bus-hold
Blank