ChipFind - документация

Электронный компонент: IN74ACT163D

Скачать:  PDF   ZIP
TECHNICAL DATA
237
Presettable Counters
High-Speed Silicon-Gate CMOS
The IN74ACT163A is identical in pinout to the LS/ALS163
HC/HCT163. The IN74ACT163 may be used as a level converter for
interfacing TTL or NMOS outputs to High Speed Cmos Inputs.
The IN74ACT163A is programmable 4-bit synchronous counter
that feature parallel Load, synchronous Reset, a Carry Output for
cascading and count-enable controls.
The IN74ACT163A is binary counter with synchronous Reset.
TTL/NMOS Compatible Input Levels
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 4.5 to 5.5 V
Low Input Current: 1.0
A ; 0.1 mA @25
C
Ouptuts Source/Sink 24mA
IN74ACT163
ORDERING INFORMATION
IN74ACT163N Plastic
IN74ACT163D SOIC
T
A
= -40
to 85
C for all
packages
LOGIC DIAGRAM
PIN 16 =V
CC
PIN 8 = GND
FUNCTION TABLE
Inputs
Outputs
Reset
Load
Enable
P
Enable
T
Clock
Q0
Q1
Q2
Q3
Function
L
X
X
X
L
L
L
L
Reset to "0"
H
L
X
X
P0
P1
P2
P3
Preset Data
H
H
X
L
No change
No count
H
H
L
X
No change
No count
H
H
H
H
Count up
Count
X
X
X
X
No change
No count
X=don't care
P0,P1,P2,P3 = logic level of Data inputs
Ripple Carry Out = Enable T
Q0
Q1
Q2
Q3
PIN ASSIGNMENT
IN74ACT163
238
MAXIMUM RATINGS
*
Symbol
Parameter
Value
Unit
V
CC
DC Supply Voltage (Referenced to GND)
-0.5 to +7.0
V
V
IN
DC Input Voltage (Referenced to GND)
-0.5 to V
CC
+0.5
V
V
OUT
DC Output Voltage (Referenced to GND)
-0.5 to V
CC
+0.5
V
I
IN
DC Input Current, per Pin
20
mA
I
OUT
DC Output Sink/Source Current, per Pin
50
mA
I
CC
DC Supply Current, V
CC
and GND Pins
50
mA
P
D
Power Dissipation in Still Air, Plastic DIP+
SOIC Package+
750
500
mW
Tstg
Storage Temperature
-65 to +150
C
T
L
Lead Temperature, 1 mm from Case for 10 Seconds
(Plastic DIP or SOIC Package)
260
C
*
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/
C from 65
to 125
C
SOIC Package: : - 7 mW/
C from 65
to 125
C
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
Max
Unit
V
CC
DC Supply Voltage (Referenced to GND)
4.5
5.5
V
V
IN
, V
OUT
DC Input Voltage, Output Voltage (Referenced to GND)
0
V
CC
V
T
J
Junction Temperature (PDIP)
140
C
T
A
Operating Temperature, All Package Types
-40
+85
C
I
OH
Output Current - High
-24
mA
I
OL
Output Current - Low
24
mA
t
r
, t
f
Input Rise and Fall Time
*
(except Schmitt Inputs)
V
CC
=4.5 V
V
CC
=5.5 V
0
0
10
8.0
ns/V
*
V
IN
from 0.8 V to 2.0 V
This device contains protection circuitry to guard against damage due to high static voltages or electric
fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated
voltages to this high-impedance circuit. For proper operation, V
IN
and V
OUT
should be constrained to the range
GND
(V
IN
or V
OUT
)
V
CC
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V
CC
).
Unused outputs must be left open.
IN74ACT163
239
DC ELECTRICAL CHARACTERISTICS
(Voltages Referenced to GND)
V
CC
Guaranteed Limits
Symbol
Parameter
Test Conditions
V
25
C
-40
C to
85
C
Unit
V
IH
Minimum High-Level
Input Voltage
V
OUT
=0.1 V or V
CC
-0.1 V
4.5
5.5
2.0
2.0
2.0
2.0
V
V
IL
Maximum Low -
Level Input Voltage
V
OUT
=0.1 V or V
CC
-0.1 V
4.5
5.5
0.8
0.8
0.8
0.8
V
V
OH
Minimum High-Level
Output Voltage
I
OUT
-50
A
4.5
5.5
4.4
5.4
4.4
5.4
V
*
V
IN
=V
IH
or V
IL
I
OH
=-24 mA
I
OH
=-24 mA
4.5
5.5
3.86
4.86
3.76
4.76
V
OL
Maximum Low-Level
Output Voltage
I
OUT
50
A
4.5
5.5
0.1
0.1
0.1
0.1
V
*
V
IN
= V
IH
or V
IL
I
OL
=24 mA
I
OL
=24 mA
4.5
5.5
0.36
0.36
0.44
0.44
I
IN
Maximum Input
Leakage Current
V
IN
=V
CC
or GND
5.5
0.1
1.0
A
I
CCT
Additional Max.
I
CC
/Input
V
IN
=V
CC
- 2.1 V
5.5
1.5
mA
I
OLD
+Minimum Dynamic
Output Current
V
OLD
=1.65 V Max
5.5
75
mA
I
OHD
+Minimum Dynamic
Output Current
V
OHD
=3.85 V Min
5.5
-75
mA
I
CC
Maximum Quiescent
Supply Current
(per Package)
V
IN
=V
CC
or GND
5.5
8.0
80
A
*
All outputs loaded; thresholds on input associated with output under test.
+Maximum test duration 2.0 ms, one output loaded at a time.
IN74ACT163
240
AC ELECTRICAL CHARACTERISTICS
(V
CC
=5V
10% C
L
=50pF,Input t
r
=t
f
=3.0 ns)
Guaranteed Limits
Symbol
Parameter
25
C
-40
C to 85
C
Unit
Min
Max
Min
Max
f
max
Maximum Clock Frequency (Figure 1)
120
105
MHz
t
PLH
Propagation Delay Clock to Q (Figure 1)
1.5
10.0
1.5
11.0
ns
t
PHL
Propagation Delay Clock to Q (Figure 1)
1.5
11.0
1.5
12.0
ns
t
PLH
Propagation Delay, Clock to Ripple Cary Out
(Figure 1)
2.5
11.5
2.0
13.5
ns
t
PHL
Propagation Delay, Clock to Ripple Cary Out
(Figure 1)
3.0
13.5
2.0
15.0
ns
t
PLH
Propagation Delay, Enable T to Ripple Carry
Out (Figure 2)
2.0
9.0
1.5
10.5
ns
t
PHL
Propagation Delay, Enable T to Ripple Carry
Out (Figure 2)
2.0
10.0
2.0
11.0
ns
C
IN
Maximum Input Capacitance
4.5
4.5
pF
Typical @25
C,V
CC
=5.0 V
C
PD
Power Dissipation Capacitance
45
pF
TIMING REQUIREMENTS
(V
CC
=5.0V
10%, C
L
=50pF, Input t
r
=t
f
=3.0 ns)
Guaranteed Limit
Symbol
Parameter
+25
C
-40
C
to +85
C
Unit
t
su
Minimum Setup Time, Preset Data Inputs to Clock
(Figure 4)
10.0
12.0
ns
t
h
Minimum Hold Time, Clock to Preset Data Inputs
(Figure 4)
0.5
0.5
ns
t
su
Minimum Setup Time, Reset to Clock (Figure 3)
10.0
11.5
ns
t
h
Minimum Hold Time, Clock to Reset (Figure 3)
-0.5
-0.5
ns
t
su
Minimum Setup Time, Load to Clock (Figure 5)
8.5
10.5
ns
t
h
Minimum Hold Time, Clock to Load or Preset Data
Inputs (Figure 5)
-0.5
0
ns
t
su
Minimum Setup Time, Enable T or Enable P to Clock
(Figure 5)
5.5
6.5
ns
t
h
Minimum Hold Time, Clock to Enable T or Enable P
(Figure 5)
0
0.5
ns
t
w
Minimum Pulse Width, (Load) (Figure 3)
3.5
3.5
ns
t
w
Minimum Pulse Width, (Count) (Figure 3)
3.5
3.5
ns
IN74ACT163
241
Figure 1. Switching Waveform
Figure 2. Switching Waveform
Figure 3. Switching Waveform
Figure 4. Switching Waveform
Figure 5. Switching Waveform
IN74ACT163
242
Sequence illustrated in waveforms:
1.
Reset outputs to zero.
2.
Preset to binary twelve.
3.
Count to thirteen, fourteen, fifteen, zero, one, and two.
4.
Inhibit.
Figure 8. Timing Diagram
IN74ACT163
243
EXPANDED LOGIC DIAGRAM