ChipFind - документация

Электронный компонент: IN472-3

Скачать:  PDF   ZIP
TECHNICAL DATA
1
Liquid Crystal Display Controller
The IN472-3-3 Liquid Crystal Display (LDC) Controller is a
perpheral member of the COPS
TM
family, fabricated using CMOS
technology. The IN472-3 drives a multiplexed liquid crystal directly.
Data is loaded serially and is held in internal latches. The In472-3
contains an on-chip oscillator and generates all the multi-level
waveforms for back-planes and segment outputs on a triplex display.
One IN472-3 can drive 36 segments multiplexed as 3 x 12 (4
1
/
2
digit
display). Two IN472-3 devices can be used together to drive
72 segments (3 x 24) which could be an 8
1
/
2
digit display.
Direct interface to TRIPLEX LCD
Low power dissipation (100
W typ.)
Low cost
Compatible with all COP400 processors
Needs no refresh from processor
On-chip oscillator and latches
Expandable to longer displays
Software compatible with COP470 V.F.Display Driver Chip
Operates from display voltage
MICROWIRE
TM
compatible serial I/O
20-pin Dual-In-Line package
IN472-3
ORDERING INFORMATION
IN472-3N Plastic
IN472-3DW SOIC
T
A
= 0
to 70
C
for all packages
Pin Description
Pin
Description
CS
Chip select
V
DD
Power supply (display voltage)
GND
Ground
DI
Serial data input
SK
Serial clock input
BP
A
Display backplane A (or oscillator in)
BP
B
Display backplane B
BP
C
Display backplane C (or oscillator out)
SA1
SA4
12 multiplexed outputs
PIN ASSIGNMENT
IN472-3
2
DC ELECTRICAL CHARACTERISTICS
(GND=0 V, V
DD
=3.0 V to 5.5 V, T
A
= 0
C to 70
C
(depends on display characteristics)
Guaranteed Limit
Symbol
Parameter
Test
Conditions
Min
Max
Unit
V
DD
Power Supply Voltage
3.0
5.5
V
I
DD
Power Supply Current (Note 1)
V
DD
=5.5 V
250
A
V
IL
Input Levels DI, SK, CS
0.8
V
V
IH
0.7 V
DD
V
DD
V
IL
BPA (as Osc. in)
0.6
V
V
IH
V
DD
-0.6
V
DD
V
OL
Output Levels, BPC (as Osc. Out)
0.4
V
V
OH
V
DD
-0.4
V
DD
V
BPA,BPB,BPC
ON
Backplane Outputs (BPA,BPB,BPC)
During
V
DD
-
V
V
DD
V
V
BPA,BPB,BPC
OFF
BP + Time
1/3V
DD
-
V
1/3V
DD
+
V
V
BPA,BPB,BPC
ON
Backplane Outputs (BPA,BPB,BPC)
During
0
V
V
V
BPA,BPB,BPC
OFF
BP - Time
2/3V
DD
-
V
2/3V
DD
+
V
V
SEG
ON
Segment Outputs (SA
1
SA
4
)
During
0
V
V
V
SEG
OFF
BP + Time
2/3V
DD
-
V
2/3V
DD
+
V
V
SEG
ON
Segment Outputs (SA
1
SA
4
)
During
V
DD
-
V
V
DD
V
V
SEG
OFF
BP - Time
1/3V
DD
-
V
1/3V
DD
+
V
Internal Oscillator Frequency
15
80
kHz
Frame Time (Int. Osc.
192)
2.4
12.8
ms
1/T
SCAN
Scan Frequency
39
208
Hz
SK Clock Frequency
4
250
kHz
SK Width
1.7
s
t
SETUP
DI Data Stup
1.0
s
t
HOLD
DI Data Hold
100
ns
t
SETUP
CS
1.0
s
t
HOLD
1.0
Output Loading Capacitance
100
pF
Note 1: Power supply current as measured in stand-alone mode with all outputs open and all inputs at V
DD
.
Note 2:
V - 0.05V
DD
.
IN472-3
3
Figure 1. Serial Load Timing Diagram
Figure 2. Backplane and Segment Waveforms