3 Volt Intel
StrataFlashTM Memory
28F128J3A, 28F640J3A, 28F320J3A (x8/x16)
Preliminary
Datasheet
Product Features
Capitalizing on Intel's 0.25 generation two-bit-per-cell technology, second generation Intel
StrataFlashTM memory products provide 2X the bits in 1X the space, with new features for mainstream
performance. Offered in 128-Mbit (16-Mbyte), 64-Mbit, and 32-Mbit densities, these devices bring
reliable, two-bit-per-cell storage technology to the flash market segment.
Benefits include: more density in less space, high-speed interface, lowest cost-per-bit NOR devices,
support for code and data storage, and easy migration to future devices.
Using the same NOR-based ETOXTM technology as Intel's one-bit-per-cell products, Intel StrataFlash
memory
devices take advantage of over one billion units of manufacturing experience since 1987. As a
result, Intel StrataFlash components are ideal for code and data applications where high density and low
cost are required. Examples include networking, telecommunications, digital set top boxes, audio
recording, and digital imaging.
By applying FlashFileTM memory family pinouts, Intel StrataFlash memory components allow easy design
migrations from existing Word-Wide FlashFile memory (28F160S3 and 28F320S3), and first generation
Intel StrataFlash memory (28F640J5 and 28F320J5) devices.
Intel StrataFlash memory components deliver a new generation of forward-compatible software support.
By using the Common Flash Interface (CFI) and the Scalable Command Set (SCS), customers can take
advantage of density upgrades and optimized write capabilities of future Intel StrataFlash memory devices.
Manufactured on Intel
0.25 micron ETOXTM VI process technology, Intel StrataFlash memory provides
the highest levels of quality and reliability.
s
High-Density Symmetrically-Blocked
Architecture
-- 128 128-Kbyte Erase Blocks (128 M)
--
6
4 128-Kbyte Erase Blocks (64 M)
-- 32 128-Kbyte Erase Blocks (32 M)
s
High Performance Interface Asynchronous
Page Mode Reads
-- 110/25 ns Read Access Time (32 M)
-- 120/25 ns Read Access Time (64 M)
-- 150/25 ns Read Access Time (128 M)
s
2.7 V3.6 V V
CC
Operation
s
128-bit Protection Register
-- 64-bit Unique Device Identifier
-- 64-bit User Programmable OTP Cells
s
Enhanced Data Protection Features
Absolute Protection with V
PEN
= GND
-- Flexible Block Locking
-- Block Erase/Program Lockout during
Power Transitions
s
Packaging
-- 56-Lead TSOP Package
-- 64-Ball Intel
Easy BGA Package
s
Cross-Compatible Command Support Intel
Basic Command Set
-- Common Flash Interface
-- Scalable Command Set
s
32-Byte Write Buffer
-- 6 s per Byte Effective Programming
Time
s
12.8M Total Min. Erase Cycles (128 Mbit)
6.4M Total Min. Erase Cycles (64 Mbit)
3.2M Total Min. Erase Cycles (32 Mbit)
-- 100K Minimum Erase Cycles per Block
s
Automation Suspend Options
-- Block Erase Suspend to Read
-- Block Erase Suspend to Program
-- Program Suspend to Read
s
0.25 Intel
StrataFlashTM Memory
Technology
Order Number: 290667-008
April 2001
Notice: This document contains preliminary information on new products in production. The
specifications are subject to change without notice. Verify with your local Intel sales office that
you have the latest datasheet before finalizing a design.
Preliminary
Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no
liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties
relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are
not intended for use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
The 28F128J3A, 28F640J3A, 28F320J3A may contain design defects or errors known as errata which may cause the product to deviate from
published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-
548-4725 or by visiting Intel's website at http://www.intel.com.
Copyright Intel Corporation, 19992001
*Other names and brands may be claimed as the property of others.
Preliminary
iii
28F128J3A, 28F640J3A, 28F320J3A
Contents
1.0
Product Overview
....................................................................................................... 1
2.0
Principles of Operation
............................................................................................ 6
2.1
Data Protection...................................................................................................... 6
3.0
Bus Operations
........................................................................................................... 7
3.1
Read...................................................................................................................... 8
3.2
Output Disable....................................................................................................... 8
3.3
Standby ................................................................................................................. 8
3.4
Reset/Power-Down ............................................................................................... 8
3.5
Read Query ........................................................................................................... 9
3.6
Read Identifier Codes............................................................................................ 9
3.7
Write ...................................................................................................................... 9
4.0
Command Definitions
............................................................................................... 9
4.1
Read Array Command.........................................................................................13
4.2
Read Query Mode Command ............................................................................. 13
4.2.1
Query Structure Output .......................................................................... 13
4.2.2
Query Structure Overview ...................................................................... 14
4.2.3
Block Status Register ............................................................................. 15
4.2.4
CFI Query Identification String ...............................................................15
4.2.5
System Interface Information ................................................................. 16
4.2.6
Device Geometry Definition.................................................................... 17
4.2.7
Primary-Vendor Specific Extended Query Table.................................... 18
4.3
Read Identifier Codes Command ........................................................................ 19
4.4
Read Status Register Command......................................................................... 20
4.5
Clear Status Register Command......................................................................... 22
4.6
Block Erase Command........................................................................................ 22
4.7
Block Erase Suspend Command ........................................................................ 22
4.8
Write to Buffer Command.................................................................................... 23
4.9
Byte/Word Program Commands ......................................................................... 24
4.10
Program Suspend Command.............................................................................. 24
4.11
Set Read Configuration Command .....................................................................24
4.11.1 Read Configuration ................................................................................ 25
4.12
Configuration Command ..................................................................................... 25
4.13
Set Block Lock-Bit Commands............................................................................26
4.14
Clear Block Lock-Bits Command......................................................................... 27
4.15
Protection Register Program Command ............................................................. 27
4.15.1 Reading the Protection Register ............................................................ 27
4.15.2 Programming the Protection Register .................................................... 27
4.15.3 Locking the Protection Register ............................................................. 28
5.0
Design Considerations
.......................................................................................... 38
5.1
Three-Line Output Control................................................................................... 38
5.2
STS and Block Erase, Program, and Lock-Bit Configuration Polling ..................38
5.3
Power Supply Decoupling ................................................................................... 38
5.4
Input Signal Transitions - Reducing Overshoots and Undershoots When Using
28F128J3A, 28F640J3A, 28F320J3A
iv
Preliminary
Buffers or Transceivers39
5.5
VCC, VPEN, RP# Transitions ............................................................................. 39
5.6
Power-Up/Down Protection................................................................................. 39
5.7
Power Dissipation ............................................................................................... 40
6.0
Electrical Specifications
........................................................................................ 40
6.1
Absolute Maximum Ratings ................................................................................ 40
6.2
Operating Conditions .......................................................................................... 41
6.3
Capacitance ........................................................................................................ 41
6.4
DC Characteristics .............................................................................................. 42
6.5
AC Characteristics-- Read-Only Operations
(1,2)
................................................. 45
6.6
AC Characteristics-- Write Operations
(1,2)
......................................................... 47
6.7
Block Erase, Program, and Lock-Bit Configuration Performance
(1,2,3)
............... 48
7.0
Ordering Information
.............................................................................................. 51
8.0
Additional Information
........................................................................................... 52
Preliminary
v
28F128J3A, 28F640J3A, 28F320J3A
Revision History
Date of Revision
Version
Description
07/07/99
-001
Original Version
08/03/99
-002
A
0
A
2
indicated on block diagram
09/07/99
-003
Changed Minimum Block Erase time,I
OL
, I
OH
, Page Mode and Byte
Mode currents. Modified RP# on AC Waveform for Write Operations
12/16/99
-004
Changed Block Erase time and t
AVWH
Removed all references to 5 V I/O operation
Corrected Ordering Information, Valid Combinations entries
Changed Min program time to 211 s
Added DU to Lead Descriptions table
Changed Chip Scale Package to Ball Grid Array Package
Changed default read mode to page mode
Removed erase queuing from Figure 10, Block Erase Flowchart
03/16/00
-005
Added Program Max time
Added Erase Max time
Added Max page mode read current
Moved tables to correspond with sections
Fixed typographical errors in ordering information and DC parameter
table
Removed V
CCQ1
setting and changed V
CCQ2/3
to V
CCQ1/2
Added recommended resister value for STS pin
Change operation temperature range
Removed note that rp# could go to 14 V
Removed V
OL
of 0.45 V
Removed V
OH
of 2.4 V
Updated I
CCR
Typ values
Added Max lock-bit program and lock times
Added note on max measurements
06/26/00
-006
Updated cover sheet statement of 700 million units to one billion.
Corrected Table 10 to show correct maximum program times.
Corrected error in Max block program time in section 6.7
Corrected typical erase time in section 6.7
2/15/01
-007
Updated cover page to reflect 100K minimum erase cycles.
Updated cover page to reflect 110 ns 32M read speed.
Removed Set Read Configuration command from Table 4.
Updated Table 8 to reflect reserved bits are 1-7; not 2-7.
Updated Table 16 bit 2 definition from R to PSS.
Changed V
PENLK
Max voltage from 0.8 V to 2.0 V, Section 6.4, DC
Characteristics
Updated 32Mbit Read Parameters R1, R2 and R3 to reflect 110ns, Sec-
tion 6.5, AC CharacteristicsRead-Only Operations
(1,2)
Updated write parameter W13 (t
WHRL
) from 90 ns to 500 ns, Section
6.6, AC CharacteristicsWrite Operations
Updated Max. Program Suspend Latency W16 (t
WHRH1
) from 30 to 75
s, Section 6.7, Block Erase, Program, and Lock-Bit Configuration Per-
formance
(1,2,3)
04/13/01
-008
Revised Section 7.0, Ordering Information
PDF 
ZIP