1
HS-1115RH
Radiation Hardened, High Speed, Low Power
Output Limiting, Closed-Loop-Buffer Amplifier
Description
The HS-1115RH is a radiation hardened, high speed closed
loop buffer featuring both user programmable gain and out-
put limiting. They are QML approved and processed in full
compliance with MIL-PRF-38535. Manufactured in propri-
etary, complementary bipolar UHF-1 (DI bonded wafer) pro-
cess, the HS-1115RH also offers a wide -3dB bandwidth of
225MHz, very fast slew rate, excellent gain flatness and high
output current.
This buffer is the ideal choice for high frequency applications
requiring output limiting, especially those needing ultra fast
overload recovery times. The limiting function allows the
designer to set the maximum positive and negative output
levels, thereby protecting later stages from damage or input
saturation. The HS-1115RH also allows for voltage gains of
+2, +1, and -1, without the use of external resistors. Gain
selection is accomplished via connections to the inputs, as
described in the "Application Information" text. The result is a
more flexible product, fewer part types in inventory, and
more efficient use of board space.
Compatibility with existing op amp pinouts provides flexibility to
upgrade low gain amplifiers, while decreasing component
count. Unlike most buffers, the standard pinout provides an
upgrade path should a higher closed loop gain be needed at a
future date.
Detailed electrical specifications are contained in SMD
5962F9678501VPA, available on the Intersil Website or
AnswerFAX systems (document #967850)
A Cross Reference Table is available on the Intersil Website
for conversion of Intersil Part Numbers to SMDs. The address is
(www.intersil.com/datasheets/smd/smd_xref.html).
SMD
numbers must be used to order Radiation Hardened Prod-
ucts.
Features
Electrically Screened to SMD 5962F9678501VPA
MIL-PRF-38535 Class V Compliant
User Programmable Output Voltage Limiting
User Programmable For Closed-Loop Gains of +1, -1
or +2 Without Use of External Resistors
Standard Operational Amplifier Pinout
Fast Overdrive Recovery. . . . . . . . . . . . . . . . <1ns (Typ)
Low Supply Current . . . . . . . . . . . . . . . . . . 6.9mA (Typ)
Excellent Gain Accuracy . . . . . . . . . . . . . . 0.99V/V (Typ)
Wide -3dB Bandwidth . . . . . . . . . . . . . . . 225MHz (Typ)
Fast Slew Rate . . . . . . . . . . . . . . . . . . . . 1135V/
s (Typ)
High Input Impedance . . . . . . . . . . . . . . . . . . 1M
(Typ)
Excellent Gain Flatness (to 50MHz) . . . . .
0.1dB (Typ)
Total Gamma Dose. . . . . . . . . . . . . . . . . . 300K RAD (Si)
Neutron Damage . . . . . . . TBD (When Tests Complete)
Latch Up . . . . . . . . . . . . . . . . . . . None (DI Technology)
Applications
Flash A/D Driver
Video Switching and Routing
Pulse and Video Amplifiers
Wideband Amplifiers
RF/IF Signal Processing
Imaging Systems
Ordering Information
PART NUMBER
TEMP.
RANGE (
o
C)
PACKAGE
PKG. NO.
5962F9678501VPA
-55 to 125
8 Ld CERDIP
GDIP1-T8
HFA1115IP
(Sample)
-40 to 85
8 Ld PDIP
E8.3
HFA11XXEVAL
Evaluation Board
August 1996
Pinout
HS-1115RH
MIL-STD-1835, GDIP1-T8
(PDIP, CERDIP)
TOP VIEW
NC
-IN
+IN
V-
1
2
3
4
8
7
6
5
V
H
V+
OUT
V
L
350
350
+
-
File Number
4098.1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
2
Application Information
Closed Loop Gain Selection
The HS-1115RH features a novel design which allows the
user to select from three closed loop gains, without any
external components. The result is a more flexible product,
fewer part types in inventory, and more efficient use of board
space.
This "buffer" operates in closed loop gains of -1, +1, or +2, and
gain selection is accomplished via connections to the
inputs.
Applying the input signal to +IN and floating -IN selects a gain
of +1 (see next section for layout caveats), while grounding -IN
selects a gain of +2. A gain of -1 is obtained by applying the
input signal to -IN with +IN grounded.
The table below summarizes these connections:
Unity Gain Considerations
Unity gain selection is accomplished by floating the -Input of
the HS-1115RH. Anything that tends to short the -Input to
GND, such as stray capacitance at high frequencies, will
cause the amplifier gain to increase toward a gain of +2. The
result is excessive high frequency peaking, and possible
instability. Even the minimal amount of capacitance associ-
ated with attaching the -Input lead to the PCB results in
approximately 3dB of gain peaking. At a minimum this
requires due care to ensure the minimum capacitance at the
-Input connection.
Table 1 lists five alternate methods for configuring the
HS-1115RH as a unity gain buffer, and the corresponding
performance. The implementations vary in complexity and
involve performance trade-offs. The easiest approach to
implement is simply shorting the two input pins together, and
applying the input signal to this common node. The amplifier
bandwidth drops from 400MHz to 200MHz, but excellent
gain flatness is the benefit. Another drawback to this
approach is that the amplifier input noise voltage and input
offset voltage terms see a gain of +2, resulting in higher
noise and output offset voltages. Alternately, a 100pF
capacitor between the inputs shorts them only at high
frequencies, which prevents the increased output offset
voltage but delivers less gain flatness.
Another straightforward approach is to add a 620
resistor
in series with the positive input. This resistor and the
HS-1115RH input capacitance form a low pass filter which
rolls off the signal bandwidth before gain peaking occurs.
This configuration was employed to obtain the datasheet AC
and transient parameters for a gain of +1.
PC Board Layout
The frequency response of this amplifier depends greatly on
the amount of care taken in designing the PC board. The
use of low inductance components such as chip resis-
tors and chip capacitors is strongly recommended,
while a solid ground plane is a must!
Attention should be given to decoupling the power supplies.
A large value (10
F) tantalum in parallel with a small value
(0.1
F) chip capacitor works well in most cases.
Terminated microstrip signal lines are recommended at the
input and output of the device. Capacitance directly on the
output must be minimized, or isolated as discussed in the
next section.
For unity gain applications, care must also be taken to
minimize the capacitance to ground seen by the amplifier's
inverting input. At higher frequencies this capacitance will
tend to short the -INPUT to GND, resulting in a closed loop
gain which increases with frequency. This will cause
excessive high frequency peaking and potentially other
problems as well.
An example of a good high frequency layout is the
Evaluation Board shown in Figure 1.
Driving Capacitive Loads
Capacitive loads, such as an A/D input, or an improperly
terminated transmission line will degrade the amplifier's
phase margin resulting in frequency response peaking and
possible oscillations. In most cases, the oscillation can be
avoided by placing a resistor (R
S
) in series with the output
prior to the capacitance.
R
S
and C
L
form a low pass network at the output, thus limit-
ing system bandwidth well below the amplifier bandwidth of
225MHz. By decreasing R
S
as C
L
increases the maximum
bandwidth is obtained without sacrificing stability.
GAIN
(A
CL
)
CONNECTIONS
+INPUT (PIN 3)
-INPUT (PIN 2)
-1
GND
Input
+1
Input
NC (Floating)
+2
Input
GND
TABLE 1. UNITY GAIN PERFORMANCE FOR VARIOUS IMPLEMENTATIONS
APPROACH
PEAKING (dB)
BW (MHz)
+SR/-SR (V/
s)
0.1dB GAIN FLATNESS
(MHz)
Remove Pin 2
2.5
400
1200/850
20
+R
S
= 620
0.6
170
1125/800
25
+R
S
= 620
and Remove Pin 2
0
165
1050/775
65
Short Pins 2, 3
0
200
875/550
45
100pF cap. between pins 2, 3
0.2
190
900/550
19
HS-1115RH
3
Evaluation Board
The performance of the HS-1115RH may be evaluated using
the HFA11XX Evaluation Board, slightly modified as follows:
1. Remove the 500
feedback resistor (R2), and leave the
connection open.
2. a. For A
V
= +1 evaluation, remove the 500
gain setting
resistor (R1), and leave pin 2 floating.
b. For A
V
= +2, replace the 500
gain setting resistor with
a 0
resistor to GND.
The layout and modified schematic of the board are shown
in Figure 1.
To order evaluation boards, please contact your local sales
office.
FIGURE 1A. SCHEMATIC
FIGURE 1B. TOP LAYOUT
FIGURE 1C. BOTTOM LAYOUT
FIGURE 1. EVALUATION BOARD SCHEMATIC AND LAYOUT
1
2
3
4
8
7
6
5
+5V
10
F
0.1
F
V
H
50
GND
GND
-5V
0.1
F
10
F
50
IN
OUT
V
L
(A
V
= +1)
or 0
(A
V
= +2)
R1
V
H
+IN
V
L
V+
GND
1
V-
OUT
Burn-In Circuit
HS-1115RH CERDIP
NOTES:
R
1
= 100
,
5% (Per Socket)
C
1
= C
2
= 0.01
F (Per Socket) or 0.1
F (Per Row) Minimum
D
1
= D
2
= 1N4002 or Equivalent (Per Board)
D
3
= D
4
= 1N4002 or Equivalent (Per Socket)
V+ = +5.5V
0.5V
V- = -5.5V
0.5V
Irradiation Circuit
HS-1115RH CERDIP
NOTES:
R
1
= 100
,
5%
C
1
= 0.01
F
V+ = +5.0V
0.5V
V- = -5.0V
0.5V
1
2
3
4
8
7
6
5
V+
V-
R
1
+
-
D
4
D
2
C
2
C
1
D
3
D
1
1
2
3
4
8
7
6
5
V+
C
1
C
1
V-
R
1
-
+
HS-1115RH
4
HS-1115RH
Die Characteristics
DIE DIMENSIONS:
59 mils x 58.2 mils x 19 mils
1 mil
1500
m x 1480
m x 483
m
25.4
m
METALLIZATION:
Type: Metal 1: AICu(2%)/TiW
Thickness: Metal 1: 8k
0.4k
Type: Metal 2: AICu(2%)
Thickness: Metal 2: 16k
0.8k
GLASSIVATION:
Type: Nitride
Thickness: 4k
0.5k
WORST CASE CURRENT DENSITY:
< 2 x 10
5
A/cm
2
TRANSISTOR COUNT: 89
SUBSTRATE POTENTIAL (Powered Up): Floating
Metallization Mask Layout
HS-1115RH
V-
OUT
+IN
-IN
V+
V
L
V
H
V-
V
L
HS-1115RH
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site www.intersil.com
PDF 
ZIP