ChipFind - документация

Электронный компонент: 5962F9862501VCC

Скачать:  PDF   ZIP
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
ACS132MS
Radiation Hardened Quad 2-Input NAND
Schmitt Trigger
The Radiation Hardened ACS132MS is a Quad 3-Input NAND
Gate with Schmitt Trigger inputs. When any input to one of the
gates is at a LOW level, the corresponding Y output will be
HIGH. A HIGH level on both inputs will cause the output for that
gate to be LOW. The Schmitt Trigger input stage provides
400mV (Min) of hysteresis and permits input signals with longer
rise times. All inputs are buffered and the outputs are designed
for balanced propagation delay and transition times.
The ACS132MS is fabricated on a CMOS Silicon on
Sapphire (SOS) process, which provides an immunity to
Single Event Latch-up and the capability of highly reliable
performance in any radiation environment. These devices
offer significant power reduction and faster performance
when compared to ALSTTL types.
Specifications for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed below must be used when ordering.
Detailed Electrical Specifications for the ACS132MS are
contained in SMD 5962-98625. A "hot-link" is provided
on our homepage with instructions for downloading.
http://www.intersil.com/data/sm/index.htm
Features
QML Qualified Per MIL-PRF-38535 Requirements
1.25 Micron Radiation Hardened SOS CMOS
Radiation Environment
- Latch-Up Free Under any Conditions
- Total Dose . . . . . . . . . . . . . . . . . . . . . . 3 x 10
5
RAD (Si)
- SEU Immunity . . . . . . . . . . . . <1 x 10
-10
Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . >100MeV/(mg/cm
2
)
Input Logic Levels . . . . V
IL
= (0.3)(V
CC
), V
IH
= (0.7)(V
CC
)
Hysteresis Voltage . . . . . . . . . . . . . . . . . . . . 400mV (Min)
Output Current . . . . . . . . . . . . . . . . . . . . . . . .
8mA (Min)
Quiescent Supply Current . . . . . . . . . . . . . . 100
A (Max)
Propagation Delay . . . . . . . . . . . . . . . . . . . . . 12ns (Max)
Applications
High Speed Control Circuits
Sensor Monitoring
Low Power Designs
Ordering Information
ORDERING NUMBER
INTERNAL MKT. NUMBER
TEMP. RANGE (
o
C)
PACKAGE
DESIGNATOR
5962F9862501VCC
ACS132DMSR-03
-55 to 125
14 Ld SBDIP
CDIP2-T14
ACS132D/SAMPLE-03
ACS132D/SAMPLE-03
25
14 Ld SBDIP
CDIP2-T14
5962F9862501VXC
ACS132KMSR-03
-55 to 125
14 Ld Flatpack
CDFP4-F14
ACS132K/SAMPLE-03
ACS132K/SAMPLE-03
25
14 Ld Flatpack
CDFP4-F14
5962F9862501V9A
ACS132HMSR-03
25
Die
N/A
Pinouts
ACS132MS
(SBDIP)
TOP VIEW
ACS132MS
(FLATPACK)
TOP VIEW
A1
B1
Y1
A2
B2
Y2
GND
V
CC
B4
A4
Y4
B3
A3
Y3
1
2
3
4
5
6
7
14
13
12
11
10
9
8
14
13
12
11
10
9
8
2
3
4
5
6
7
1
A1
B1
Y1
A2
B2
Y2
GND
V
CC
B4
A4
Y4
B3
A3
Y3
Data Sheet
November 1998
File Number
4546
2
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site www.intersil.com
Sales Office Headquarters
NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240
EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05
ASIA
Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029
Die Characteristics
DIE DIMENSIONS:
Size: 2390
m x 2390
m (94 mils x 94 mils)
Thickness: 525
m
25
m (20.6 mils
1 mil)
Bond Pad: 110
m x 110
m (4.3 x 4.3 mils)
METALLIZATION: AL
Metal 1 Thickness: 0.7
m
0.1
m
Metal 2 Thickness: 1.0
m
0.1
m
SUBSTRATE POTENTIAL:
Unbiased Insulator
PASSIVATION
Type: Phosphorous Silicon Glass (PSG)
Thickness: 1.30
m
0.15
m
SPECIAL INSTRUCTIONS:
Bond V
CC
First
ADDITIONAL INFORMATION:
Worst Case Current Density: <2.0 x 10
5
A/cm
2
Transistor Count: 92
Metallization Mask Layout
ACS132MS
B1
A1
V
CC
B4
Y1 (3)
A2 (4)
NC
B2 (5)
(12) A4
(11) Y4
NC
(10) B3
(6)
(7)
(8)
(9)
A3
Y3
GND
Y2
(2)
(1)
(14)
(13)
ACS132MS