ChipFind - документация

Электронный компонент: LTC1742

Скачать:  PDF   ZIP
LTC2249
1
2249f
FEATURES
DESCRIPTIO
U
TYPICAL APPLICATIO
U
, LTC and LT are registered trademarks of Linear Technology Corporation.
Sample Rate: 80Msps
Single 3V Supply (2.7V to 3.4V)
Low Power: 222mW
73dB SNR at 70MHz Input
90dB SFDR at 70MHz Input
No Missing Codes
Flexible Input: 1V
P-P
to 2V
P-P
Range
575MHz Full Power Bandwidth S/H
Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Pin Compatible Family
80Msps: LTC2229 (12-Bit), LTC2249 (14-Bit)
65Msps: LTC2228 (12-Bit), LTC2248 (14-Bit)
40Msps: LTC2227 (12-Bit), LTC2247 (14-Bit)
25Msps: LTC2226 (12-Bit), LTC2246 (14-Bit)
10Msps: LTC2225 (12-Bit), LTC2245 (14-Bit)
32-Pin (5mm 5mm) QFN Package
14-Bit, 80Msps
Low Power 3V ADC
The LTC
2249 is a 14-bit 80Msps, low power 3V A/D
converter designed for digitizing high frequency, wide
dynamic range signals. The LTC2249 is perfect for de-
manding imaging and communications applications with
AC performance that includes 73dB SNR and 90dB SFDR
for signals well beyond the Nyquist frequency.
DC specs include 1LSB INL (typ), 0.5LSB DNL (typ) and
no missing codes over temperature. The transition noise
is a low 1.2LSB
RMS
.
A single 3V supply allows low power operation. A separate
output supply allows the outputs to drive 0.5V to 3.3V
logic.
A single-ended CLK input controls converter operation. An
optional clock duty cycle stabilizer allows high perfor-
mance at full speed for a wide range of clock duty cycles.
SNR vs Input Frequency,
1dB, 2V Range
APPLICATIO S
U
Wireless and Wired Broadband Communication
Imaging Systems
Ultrasound
Spectral Analysis
Portable Instrumentation
+
INPUT
S/H
CORRECTION
LOGIC
OUTPUT
DRIVERS
14-BIT
PIPELINED
ADC CORE
CLOCK/DUTY
CYCLE
CONTROL
FLEXIBLE
REFERENCE
D13


D0
CLK
REFH
REFL
ANALOG
INPUT
2229 TA01
OV
DD
OGND
INPUT FREQUENCY (MHz)
0
65
SNR (dBFS)
66
68
69
70
75
72
50
100
2249 G09
67
73
74
71
150
200
LTC2249
2
2249f
32 31 30 29 28 27 26 25
9
10 11 12
TOP VIEW
UH PACKAGE
32-LEAD (5mm 5mm) PLASTIC QFN
13 14 15 16
17
18
19
20
21
22
23
24
8
7
6
5
4
3
2
1
AIN
+
AIN
REFH
REFH
REFL
REFL
V
DD
GND
D10
D9
D8
OV
DD
OGND
D7
D6
D5
V
DD
V
CM
SENSE
MODE
OF
D13
D12
D11
CLK
SHDN
OE
D0
D1
D2
D3
D4
33
ABSOLUTE AXI U
RATI GS
W
W
W
U
PACKAGE/ORDER I FOR ATIO
U
U
W
OV
DD
= V
DD
(Notes 1, 2)
Supply Voltage (V
DD
) ................................................. 4V
Digital Output Ground Voltage (OGND) ....... 0.3V to 1V
Analog Input Voltage (Note 3) ..... 0.3V to (V
DD
+ 0.3V)
Digital Input Voltage .................... 0.3V to (V
DD
+ 0.3V)
Digital Output Voltage ................ 0.3V to (OV
DD
+ 0.3V)
Power Dissipation ............................................ 1500mW
Operating Temperature Range
LTC2249C ............................................... 0C to 70C
LTC2249I .............................................40C to 85C
Storage Temperature Range ..................65C to 125C
Lead Temperature (Soldering, 10 sec).................. 300C
ORDER PART
NUMBER
QFN PART*
MARKING
T
JMAX
= 125C,
JA
= 34C/W
EXPOSED PAD IS GND (PIN 33)
MUST BE SOLDERED TO PCB
2249
LTC2249CUH
LTC2249IUH
Consult LTC Marketing for parts specified with wider operating temperature ranges.
*The temperature grade is identified by a label on the shipping container.
The
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25C. (Note 4)
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Resolution (No Missing Codes)
14
Bits
Integral Linearity Error
Differential Analog Input (Note 5)
4
1
4
LSB
Differential Linearity Error
Differential Analog Input
1
0.5
1
LSB
Offset Error
(Note 6)
12
2
12
mV
Gain Error
External Reference
2.5
0.5
2.5
%FS
Offset Drift
10
V/C
Full-Scale Drift
Internal Reference
30
ppm/C
External Reference
15
ppm/C
Transition Noise
SENSE = 1V
1
LSB
RMS
CO VERTER CHARACTERISTICS
U
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V
IN
Analog Input Range (A
IN
+
A
IN
)
2.7V < V
DD
< 3.4V (Note 7)
1V to 2V
V
V
IN,CM
Analog Input Common Mode
Differential Input (Note 7)
1
1.5
1.9
V
I
IN
Analog Input Leakage Current
0V < A
IN
+
, A
IN
< V
DD
1
1
A
I
SENSE
SENSE Input Leakage
0V < SENSE < 1V
3
3
A
I
MODE
MODE Pin Leakage
3
3
A
t
AP
Sample-and-Hold Acquisition Delay Time
0
ns
t
JITTER
Sample-and-Hold Acquisition Delay Time Jitter
0.2
ps
RMS
CMRR
Analog Input Common Mode Rejection Ratio
80
dB
A ALOG I PUT
U
U
The
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25C. (Note 4)
LTC2249
3
2249f
The
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25C. A
IN
= 1dBFS. (Note 4)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
SNR
Signal-to-Noise Ratio
5MHz Input
73
dB
40MHz Input
70.8
73
dB
70MHz Input
73
dB
140MHz Input
72.6
dB
SFDR
Spurious Free Dynamic Range
5MHz Input
90
dB
2nd or 3rd Harmonic
40MHz Input
75
90
dB
70MHz Input
90
dB
140MHz Input
85
dB
SFDR
Spurious Free Dynamic Range
5MHz Input
95
dB
4th Harmonic or Higher
40MHz Input
81
95
dB
70MHz Input
95
dB
140MHz Input
90
dB
S/(N+D)
Signal-to-Noise Plus Distortion Ratio
5MHz Input
72.9
dB
40MHz Input
70.2
72.8
dB
70MHz Input
72.8
dB
140MHz Input
72.1
dB
I
MD
Intermodulation Distortion
f
IN1
= 28.2MHz, f
IN2
= 26.8MHz
90
dB
Full Power Bandwidth
Figure 8 Test Circuit
575
MHz
DY
A
IC ACCURACY
U
W
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V
CM
Output Voltage
I
OUT
= 0
1.475
1.500
1.525
V
V
CM
Output Tempco
30
ppm/C
V
CM
Line Regulation
2.7V < V
DD
< 3.4V
3
mV/V
V
CM
Output Resistance
1mA < I
OUT
< 1mA
4
I TER AL REFERE CE CHARACTERISTICS
U
U
U
(Note 4)
LTC2249
4
2249f
DIGITAL I PUTS A D DIGITAL OUTPUTS
U
U
The
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25C. (Note 4)
POWER REQUIRE E TS
W
U
The
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25C. (Note 8)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V
DD
Analog Supply Voltage
(Note 9)
2.7
3
3.4
V
OV
DD
Output Supply Voltage
(Note 9)
0.5
3
3.6
V
IV
DD
Supply Current
74
86
mA
P
DISS
Power Dissipation
222
258
mW
P
SHDN
Shutdown Power
SHDN = H, OE = H, No CLK
2
mW
P
NAP
Nap Mode Power
SHDN = H, OE = L, No CLK
15
mW
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
LOGIC INPUTS (CLK, OE, SHDN)
V
IH
High Level Input Voltage
V
DD
= 3V
2
V
V
IL
Low Level Input Voltage
V
DD
= 3V
0.8
V
I
IN
Input Current
V
IN
= 0V to V
DD
10
10
A
C
IN
Input Capacitance
(Note 7)
3
pF
LOGIC OUTPUTS
OV
DD
= 3V
C
OZ
Hi-Z Output Capacitance
OE = High (Note 7)
3
pF
I
SOURCE
Output Source Current
V
OUT
= 0V
50
mA
I
SINK
Output Sink Current
V
OUT
= 3V
50
mA
V
OH
High Level Output Voltage
I
O
= 10A
2.995
V
I
O
= 200A
2.7
2.99
V
V
OL
Low Level Output Voltage
I
O
= 10A
0.005
V
I
O
= 1.6mA
0.09
0.4
V
OV
DD
= 2.5V
V
OH
High Level Output Voltage
I
O
= 200A
2.49
V
V
OL
Low Level Output Voltage
I
O
= 1.6mA
0.09
V
OV
DD
= 1.8V
V
OH
High Level Output Voltage
I
O
= 200A
1.79
V
V
OL
Low Level Output Voltage
I
O
= 1.6mA
0.09
V
LTC2249
5
2249f
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All voltage values are with respect to ground with GND and OGND
wired together (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above V
DD
, they
will be clamped by internal diodes. This product can handle input currents
of greater than 100mA below GND or above V
DD
without latchup.
Note 4: V
DD
= 3V, f
SAMPLE
= 80MHz, input range = 2V
P-P
with differential
drive, unless otherwise noted.
Note 5: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 6: Offset error is the offset voltage measured from 0.5 LSB when
the output code flickers between 00 0000 0000 0000 and
11 1111 1111 1111.
Note 7: Guaranteed by design, not subject to test.
Note 8: V
DD
= 3V, f
SAMPLE
= 80MHz, input range = 1V
P-P
with
differential drive.
Note 9: Recommended operating conditions.
TI I G CHARACTERISTICS
U
W
The
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25C. (Note 4)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
f
s
Sampling Frequency
(Note 9)
1
80
MHz
t
L
CLK Low Time
Duty Cycle Stabilizer Off
5.9
6.25
500
ns
Duty Cycle Stabilizer On (Note 7)
5
6.25
500
ns
t
H
CLK High Time
Duty Cycle Stabilizer Off
5.9
6.25
500
ns
Duty Cycle Stabilizer On (Note 7)
5
6.25
500
ns
t
AP
Sample-and-Hold Aperture Delay
0
ns
t
D
CLK to DATA Delay
C
L
= 5pF (Note 7)
1.4
2.7
5.4
ns
Data Access Time After OE
C
L
= 5pF (Note 7)
4.3
10
ns
BUS Relinquish Time
(Note 7)
3.3
8.5
ns
Pipeline
6
Cycles
Latency
Typical DNL, 2V Range
Typical INL, 2V Range
8192 Point FFT, f
IN
= 5MHz,
1dB, 2V Range
TYPICAL PERFOR A CE CHARACTERISTICS
U
W
CODE
0
INL ERROR (LSB)
0
0.5
1.0
16384
2249 G01
0.5
1.0
2.0
4096
8192
12288
1.5
2.0
1.5
CODE
0
DNL ERROR (LSB)
0.2
0.4
0.6
16384
2249 G02
0
0.2
1.0
4096
8192
12288
0.6
0.4
0.8
1.0
0.8
FREQUENCY (MHz)
0
AMPLITUDE (dB)
60
40
20
0
35
2249 G03
80
100
70
50
30
10
90
110
120
5
15
25
10
20
30
40