ChipFind - документация

Электронный компонент: L4C383

Скачать:  PDF   ZIP
DEVICES INCORPORATED
L4C383
16-bit Cascadable ALU (Extended Set)
Arithmetic Logic Units
08/16/2000LDS.383-E
1
u
u
u
u
u
High-Speed (15ns), Low Power
16-bit Cascadable ALU
u
u
u
u
u Extended Function Set
(32 Advanced ALU Functions)
u
u
u
u
u All Registers Have a Bypass Path
for Complete Flexibility
u
u
u
u
u Replaces IDT7383
u
u
u
u
u 68-pin PLCC, J-Lead
FEATURES
DESCRIPTION
L4C383
16-bit Cascadable ALU (Extended Set)
DEVICES INCORPORATED
L4C383 B
LOCK
D
IAGRAM
The L4C383 is a flexible, high speed,
cascadable 16-bit Arithmetic and Logic
Unit. The L4C383 is capable of
performing up to 32 different
arithmetic or logic functions.
The L4C383 can be cascaded to perform
32-bit or greater operations. See
"Cascading the L4C383" on the next
page.
ARCHITECTURE
The L4C383 operates on two 16-bit
operands (A and B) and produces a 16-
bit result (F). Five select lines control
the ALU and provide 19 arithmetic and
13 logical functions. Registers are
provided on both the ALU inputs and
the output, but these may be bypassed
under user control. An internal feed-
back path allows the registered ALU
output to be routed to one or both of
the ALU inputs, accommodating chain
operations and accumulation.
ALU OPERATIONS
The S
4
S
0
lines specify the operation to
be performed. The ALU functions and
their select codes are shown in Table 1.
ALU STATUS
The ALU provides Overflow and Zero
status bits. A Carry output is also
provided for cascading multiple
devices, however it is only defined for
the 19 arithmetic functions. The ALU
sets the Zero output when all 16 output
bits are zero. The N, C
16
and OVF flags
for the arithmetic operations are
defined in Table 2.
OPERAND REGISTERS
The L4C383 has two 16-bit wide input
registers for operands A and B. These
registers are rising edge triggered by a
common clock. The A register is
enabled for input by setting the ENA
control LOW, and the B register is
enabled for input by setting the ENB
control LOW. When either the ENA
control or ENB control is HIGH, the
data in the corresponding input register
will not change.
This architecture allows the L4C383 to
accept arguments from a single 16-bit
data bus. For those applications that do
not require registered inputs, both the
A and B operand registers can be
bypassed with the FTAB control line.
A REGISTER
B REGISTER
ALU
RESULT REGISTER
A
15
-A
0
B
15
-B
0
F
15
-F
0
FFFF
H
FFFF
H
ENB
FTAB
S
4-0
N, C
16
OVF, Z
ENF
FTF
OE
CLK
ENA
16
16
5
4
16
16
16
TO ALL REGISTERS
C
0
DEVICES INCORPORATED
L4C383
16-bit Cascadable ALU (Extended Set)
Arithmetic Logic Units
08/16/2000LDS.383-E
2
OUTPUT REGISTER
The output of the ALU drives the input of
a 16-bit register. This rising-edge-
triggered register is clocked by the same
clock as the input registers. When the
ENF control is LOW, data from the ALU
will be clocked into the output register.
By disabling the output register, interme-
diate results can be held while loading
new input operands. Three-state drivers
controlled by the OE input allow the
L4C383 to be configured in a single
bidirectional bus system.
The output register can be bypassed by
asserting the FTF control signal (FTF =
HIGH). When the FTF control is asserted,
output data is routed around the output
register, however, it continues to function
normally via the ENF control. The
contents of the output register will again
be available on the output pins if FTF is
released.
CASCADING THE L4C383
Cascading the L4C383 to 32 bits is
accomplished simply by connecting the
C
16
output of the least significant slice to
the C
0
input of the most sig-nificant slice.
The S
4
-S
0
, ENA, ENB, and ENF lines are
When the FTAB control is asserted
(FTAB = HIGH), data is routed
around the A and B input registers;
however, they continue to function
normally via the ENA and ENB
controls. The contents of the input
registers will again be available to the
ALU if the FTAB control is released.
S
4
-S
0
FUNCTION
00000
A + B + C
0
00001
A OR B
00010
A + B + C
0
00011
A + B + C
0
00100
A + C
0
00101
A OR F
00110
A
1 + C
0
00111
A + C
0
01000
A + F + C
0
01001
A OR F
01010
A + F + C
0
01011
A + F + C
0
01100
F + B + C
0
01101
A OR B
01110
F + B + C
0
01111
F + B + C
0
10000
A XOR B
10001
A AND B
10010
A AND B
10011
A XNOR B
10100
A XOR F
10101
A AND F
10110
A AND F
10111
ALL 1's + C
0
11000
B + C
0
11001
A AND B
11010
B + C
0
11011
B
1 + C
0
11100
F + C
0
11101
A OR B
11110
F
1 + C
0
11111
F + C
0
T
ABLE
1.
A
LU
F
UNCTIONS
Bit Carry Generate
= g
i
= A
i
B
i
for i = 0 ... 15
Bit Carry Propagate = p
i
= A
i
+ B
i
for i = 0 ... 15
P
0
= p
0
P
i
= p
i
(P
i1
)
for i = 1 ... 15
and
G
0
= g
0
G
i
= g
i
+ p
i
(G
i1
)
for i = 1 ... 15
C
i
= G
i1
+ P
i1
(C
0
)
for i = 1 ... 15
then
C
16
= G
15
+ P
15
C
0
OVF = C
15
XOR C
16
Zero = All Output Bits Equal Zero
N = Sign Bit of ALU Operation
T
ABLE
2.
ALU S
TATUS
F
LAGS
common to both devices. The Zero output
flags should be logically ANDed to
produce the Zero flag for the 32-bit result.
The OVF and C
16
outputs of the most
significant slice are valid for the 32-bit
result.
Propagation delay calculations for this
configuration require two steps: First
determine the propagation delay from the
input of interest to the C
16
output of the
lower slice. Add this number to the delay
from the C
0
input of the upper slice to the
output of interest (of the C
0
setup time, if
the F register is used). The sum gives the
overall input-to-output delay (or setup
time) for the 32-bit configuration. This
method gives a conservative result, since
the C
16
output is very lightly loaded.
Formulas for calculation of all critical
delays for a 32-bit system are shown in
Figures 4A through 4D.
Cascading to greater than 32 bits can be
accomplished by simply connecting the
C
16
output of each slice to the C
0
input of
the next more significant slice.
Propagation delays are calculated as
for the 32-bit case, except that the C
0
to C
16
delays for all intermediate slices
must be added to the overall delay for
each path.
DEVICES INCORPORATED
L4C383
16-bit Cascadable ALU (Extended Set)
Arithmetic Logic Units
08/16/2000LDS.383-E
3
From
To
Calculated Specification Limit
Clock
F
=
Same as 16-bit case
Clock
Other
=
(Clock
C
16
) + (C
0
Out)
C
0
Other
=
(C
0
C
16
) + (C
0
Out)
S
4
-S
0
Other
=
(S
4
-S
0
C
16
) + (C
0
Out)
A, B
Setup time
=
Same as 16-bit case
C
0
Setup time
=
(C
0
C
16
) + (C
0
Setup time)
S
4
-S
0
Setup time
=
(S
4
-S
0
C
16
) + (C
0
Setup time)
ENA, ENB, ENF
Setup time
=
Same as 16-bit case
Minimum cycle time
=
(Clock
C
16
) + (C
0
Setup time)
F
IGURE
4B.
FTAB = 0, FTF = 1
From
To
Calculated Specification Limit
Clock
F
=
(Clock
C
16
) + (C
0
F)
Clock
Other
=
(Clock
C
16
) + (C
0
Out)
C
0
F
=
(C
0
C
16
) + (C
0
F)
C
0
Other
=
(C
0
C
16
) + (C
0
Out)
S
4
-S
0
F
=
(S
4
-S
0
C
16
) + (C
0
F)
S
4
-S
0
Other
=
(S
4
-S
0
C
16
) + (C
0
Out)
A, B
Setup time
=
Same as 16-bit case
C
0
Setup time
=
(C
0
C
16
) + (C
0
Setup time)
S
4
-S
0
Setup time
=
(S
4
-S
0
C
16
) + (C
0
Setup time)
ENA, ENB, ENF
Setup time
=
Same as 16-bit case
Minimum cycle time
=
(Clock
C
16
) + (C
0
Setup time)
D
16
Q
A
31
-A
16
A
F
B
C
0
D
16
Q
A
F
B
C
0
CLOCK
MOST
SIGNIFICANT
SLICE
LEAST
SIGNIFICANT
SLICE
S
0
S
4
C
0,
C
16
D
Q
D
Q
B
31
-B
16
F
31
-F
16
A
15
-A
0
B
15
-B
0
F
15
-F
0
F
IGURE
4A.
FTAB = 0, FTF = 0
D
16
Q
D
Q
A
31
-A
16
A
F
B
C
0
D
16
Q
D
Q
A
F
B
C
0
CLOCK
CLOCK
CLOCK
MOST
SIGNIFICANT
SLICE
LEAST
SIGNIFICANT
SLICE
S
0
S
4
C
0,
C
16
D
Q
D
Q
B
31
-B
16
F
31
-F
16
A
15
-A
0
B
15
-B
0
F
15
-F
0
DEVICES INCORPORATED
L4C383
16-bit Cascadable ALU (Extended Set)
Arithmetic Logic Units
08/16/2000LDS.383-E
4
F
IGURE
4C.
FTAB = 1, FTF = 0
From
To
Calculated Specification Limit
Clock
F
=
Same as 16-bit case
A, B
Other
=
(A, B
C
16
) + (C
0
Out)
C
0
Other
=
(C
0
C
16
) + (C
0
Out)
S
4
-S
0
Other
=
(S
4
-S
0
C
16
) + (C
0
Out)
A, B
Setup time
=
(A, B
C
16
) + (C
0
Setup time)
C
0
Setup time
=
(C
0
C
16
) + (C
0
Setup time)
S
4
-S
0
Setup time
=
(S
4
-S
0
C
16
) + (C
0
Setup time)
ENA, ENB, ENF
Setup time
=
Same as 16-bit case
Minimum cycle time
=
(Clock
C
16
) + (C
0
Setup time)
(F register accumulate loop)
F
IGURE
4D.
FTAB = 1, FTF = 1
From
To
Calculated Specification Limit
A, B
F
=
(A, B
C
16
) + (C
0
F)
A, B
Other
=
(A, B
C
16
) + (C
0
Out)
C
0
F
=
(C
0
C
16
) + (C
0
F)
C
0
Other
=
(C
0
C
16
) + (C
0
Out)
S
4
-S
0
F
=
(S
4
-S
0
C
16
) + (C
0
F)
S
4
-S
0
Other
=
(S
4
-S
0
C
16
) + (C
0
Out)
A, B
Setup time
=
(A, B
C
16
) + (C
0
Setup time)
C
0
Setup time
=
(C
0
C
16
) + (C
0
Setup time)
S
4
-S
0
Setup time
=
(S
4
-S
0
C
16
) + (C
0
Setup time)
ENA, ENB, ENF
Setup time
=
Same as 16-bit case
Minimum cycle time
=
(Clock
C
16
) + (C
0
Setup time)
(F register accumulate loop)
16
D
Q
A
31
-A
16
A
F
B
C
0
16
D
Q
A
F
B
C
0
CLOCK
CLOCK
MOST
SIGNIFICANT
SLICE
LEAST
SIGNIFICANT
SLICE
S
0
S
4
C
0,
C
16
B
31
-B
16
F
31
-F
16
A
15
-A
0
B
15
-B
0
F
15
-F
0
16
A
31
-A
16
A
F
B
C
0
16
A
F
B
C
0
MOST
SIGNIFICANT
SLICE
LEAST
SIGNIFICANT
SLICE
S
0
S
4
C
0,
C
16
B
31
-B
16
F
31
-F
16
A
15
-A
0
B
15
-B
0
F
15
-F
0
DEVICES INCORPORATED
L4C383
16-bit Cascadable ALU (Extended Set)
Arithmetic Logic Units
08/16/2000LDS.383-E
5
Symbol
Parameter
Test Condition
Min
Typ
Max
Unit
V
OH
Output High Voltage
V
CC
= Min., I
OH
= 2.0 mA
2.4
V
V
OL
Output Low Voltage
V
CC
= Min., I
OL
= 8.0 mA
0.5
V
V
IH
Input High Voltage
2.0
V
CC
V
V
IL
Input Low Voltage
(Note 3)
0.0
0.8
V
I
IX
Input Current
Ground
V
IN
V
CC
(Note 12)
20
A
I
OZ
Output Leakage Current
Ground
V
OUT
V
CC
(Note 12)
20
A
I
CC1
V
CC
Current, Dynamic
(Notes 5, 6)
15
30
mA
I
CC2
V
CC
Current, Quiescent
(Note 7)
1.5
mA
Storage temperature ........................................................................................................... 65C to +150C
Operating ambient temperature ........................................................................................... 55C to +125C
V
CC
supply voltage with respect to ground ............................................................................ 0.5 V to +7.0 V
Input signal with respect to ground ........................................................................................ 3.0 V to +7.0 V
Signal applied to high impedance output ............................................................................... 3.0 V to +7.0 V
Output current into low outputs ............................................................................................................. 25 mA
Latchup current ............................................................................................................................... > 400 mA
M
AXIMUM
R
ATINGS
Above which useful life may be impaired (Notes 1, 2, 3, 8)
O
PERATING
C
ONDITIONS
To meet specified electrical and switching characteristics
E
LECTRICAL
C
HARACTERISTICS
Over Operating Conditions (Note 4)
Mode
Temperature Range (Ambient)
Supply
Voltage
Active Operation, Commercial
0C to +70C
4.75 V
V
CC
5.25 V
Active Operation, Military
55C to +125C
4.50 V
V
CC
5.50 V