1
P/N:PM0410
REV. 3.1, JUN. 02, 2003
3.3 Volt 64M-BIT (4M x 16 / 2M x 32) Mask ROM with Page Mode
FEATURES
Bit organization
- 4M x 16 (byte mode)
- 2M x 32 (double word mode)
Fast access time
- Random access: 110ns (max.) for 3.135~3.6V
120ns (max.) for 3.0~3.6V
- Page access: 30ns (max.)
Page Size
- 8 double words per page
Current
- Operating: 60mA (max.)
- Standby: 20uA (max.)
Supply voltage
- 3.3V
10%
Package
- 70 pin SSOP
ORDER INFORMATION
Part No.
Access Page Access Package
Time
Time
MX23L6422MC-11
110ns
30ns
70 pin SSOP
MX23L6422MC-12
120ns
50ns
70 pin SSOP
MX23L6422MC-11G 110ns
30ns
70 pin SSOP
(pb free)
MX23L6422MC-12G 120ns
50ns
70 pin SSOP
(pb free)
PIN CONFIGURATION
70 SSOP
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
A0
A1
A2
A3
A4
A5
VCC
D0
D16
D1
D17
VSS
VCC
D2
D18
D3
D19
D4
D20
D5
D21
VSS
VCC
D6
D22
D7
D23
VSS
A6
A7
A8
A9
A10
A11
A12
NC
NC
A20
WORD
OE
CE
VSS
D31/A-1
D15
D30
D14
VSS
VCC
D29
D13
D28
D12
D27
D11
D26
D10
VSS
VCC
D25
D9
D24
D8
VCC
A19
A18
A17
A16
A15
A14
A13
MX23L6422
MX23L6422
PIN DESCRIPTION
Symbol
Pin Function
A0~A20
Address Inputs
D0~D30
Data Outputs
D31/A-1
D31 (Double Word Mode)/ LSB Address
(Word Mode)
CE
Chip Enable Input
OE
Output Enable Input
WORD
Double Word/ Word Mode Selection
VCC
Power Supply Pin
VSS
Ground Pin
NC
No Connection
3
P/N:PM0410
REV. 3.1,JUN. 02, 2003
MX23L6422
ABSOLUTE MAXIMUM RATINGS
Item
Symbol
Ratings
Voltage on any Pin Relative to VSS
VIN
-1.3V to 4.1V
Ambient Operating Temperature
Topr
0
C to 70
C
Storage Temperature
Tstg
-65
C to 125
C
Note: Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may undershoot VSS to -
1.3V for periods of up to 20ns. Maximum DC voltage on input or I/O pins is VCC+0.5V. During voltage
transitions, input may overshoot VCC to VCC+2.0V for periods of up to 20ns.
DC CHARACTERISTICS (Ta = 0
C ~ 70
C, VCC = 3.3V
10%)
Item
Symbol
MIN.
MAX.
Conditions
Output High Voltage
VOH
2.4V
-
IOH = -0.4mA
Output Low Voltage
VOL
-
0.4V
IOL = 1.6mA
Input High Voltage
VIH
2.2V
VCC+0.3V
Input Low Voltage
VIL
-0.3V
0.8V
Input Leakage Current
ILI
-
10uA
0V, VCC
Output Leakage Current
ILO
-
10uA
0V, VCC
Operating Current
ICC1
-
60mA
tRC = 110ns, all output open,
with normal sequential access
testing pattern
Standby Current (TTL)
ISTB1
-
1mA
CE = VIH
Standby Current (CMOS)
ISTB2
-
20uA
CE>VCC-0.2V
Input Capacitance
CIN
-
10pF
Ta = 25
C, f = 1MHZ
Output Capacitance
COUT
-
10pF
Ta = 25
C, f = 1MHZ
AC CHARACTERISTICS (Ta = 0
C ~ 70
C, VCC = 3.3V
10%)
Item
Symbol
23L6422-11*
23L6422-12
MIN.
MAX.
MIN.
MAX.
Read Cycle Time
tRC
110ns
-
120ns
-
Address Access Time
tAA
-
100ns
-
120ns
Chip Enable Access Time
tACE
-
110ns
-
120ns
Page Mode Access Time
tPA
-
30ns
-
50ns
Output Enable Time
tOE
-
30ns
-
50ns
Output Hold After Address
tOH
0ns
-
0ns
-
Output High Z Delay
tHZ
-
20ns
-
20ns
Note: Output high-impedance delay (tHZ) is measured from OE or CE going high, and this parameter guaranteed by
design over the full voltage and temperature operating range - not tested.
* 110ns for 3.135~3.6V
4
P/N:PM0410
REV. 3.1,JUN. 02, 2003
MX23L6422
AC Test Conditions
Input Pulse Levels
0.4V~ 2.4V
Input Rise and Fall Times
10ns
Input Timing Level
1.4V
Output Timing Level
1.4V
Output Load
See Figure
Note:No output loading is present in tester load board.
Active loading is used and under software programming control.
Output loading capacitance includes load board's and all stray capacitance.
DOUT
C<100pF
IOL (load)=1.6mA
IOH (load)=-0.4mA
TIMING DIAGRAM
RANDOM READ
PAGE READ
tACE
tAA
tOH
tHZ
ADD
ADD
ADD
ADD
CE
OE
DATA
VALID
VALID
VALID
tRC
tOE
A3-A20
(A-1),A0,A1,A2
DATA
Note: CE, OE are enable.
Page size is 8 double words in 32-bit mode, 16 words in 16-bit mode.
VALID ADD
VALID
1'st ADD
2'nd ADD
tPA
tAA
3'rd ADD
VALID
VALID
PDF 
ZIP
