TL F 9495
54F74F191
UpDown
Binary
Counter
with
Preset
and
Ripple
Clock
November 1994
54F 74F191
Up Down Binary Counter with Preset and Ripple Clock
General Description
The 'F191 is a reversible modulo-16 binary counter featur-
ing synchronous counting and asynchronous presetting
The preset feature allows the 'F191 to be used in program-
mable dividers The Count Enable input the Terminal Count
output and Ripple Clock output make possible a variety of
methods of implementing multistage counters In the count-
ing modes state changes are initiated by the rising edge of
the clock
Features
Y
High-Speed
125 MHz typical count frequency
Y
Synchronous counting
Y
Asynchronous parallel load
Y
Cascadable
Commercial
Military
Package
Package Description
Number
74F191PC
N16E
16-Lead (0 300 Wide) Molded Dual-In-Line
54F191DM (Note 2)
J16A
16-Lead Ceramic Dual-In-Line
74F191SC (Note 1)
M16A
16-Lead (0 150 Wide) Molded Small Outline JEDEC
74F191SJ (Note 1)
M16D
16-Lead (0 300 Wide) Molded Small Outline EIAJ
54F191FM (Note 2)
W16A
16-Lead Cerpack
54F191LM (Note 2)
E20A
20-Lead Ceramic Leadless Chip Carrier Type C
Note 1
Devices also available in 13
reel Use suffix
e
SCX and SJX
Note 2
Military grade device with environmental and burn-in processing Use suffix
e
DMQB FMQB and LMQB
Logic Symbols
TL F 9495 1
IEEE IEC
TL F 9495 4
Connection Diagrams
Pin Assignment for
DIP SOIC and Flatpak
TL F 9495 2
Pin Assignment
for LCC
TL F 9495 3
TRI-STATE
is a registered trademark of National Semiconductor Corporation
C1995 National Semiconductor Corporation
RRD-B30M75 Printed in U S A
Unit Loading Fan Out
54F 74F
Pin Names
Description
U L
Input I
IH
I
IL
HIGH LOW Output I
OH
I
OL
CE
Count Enable Input (Active LOW)
1 0 3 0
20 mA
b
1 8 mA
CP
Clock Pulse Input (Active Rising Edge)
1 0 1 0
20 mA
b
0 6 mA
P
0
P
3
Parallel Data Inputs
1 0 1 0
20 mA
b
0 6 mA
PL
Asynchronous Parallel Load Input (Active LOW)
1 0 1 0
20 mA
b
0 6 mA
U D
Up Down Count Control Input
1 0 1 0
20 mA
b
0 6 mA
Q
0
Q
3
Flip-Flop Outputs
50 33 3
b
1 mA 20 mA
RC
Ripple Clock Output (Active LOW)
50 33 3
b
1 mA 20 mA
TC
Terminal Count Output (Active HIGH)
50 33 3
b
1 mA 20 mA
Functional Description
The 'F191 is a synchronous up down 4-bit binary counter It
contains four edge-triggered flip-flops with internal gating
and steering logic to provide individual preset count-up and
count-down operations
Each circuit has an asynchronous parallel load capability
permitting the counter to be preset to any desired number
When the Parallel Load (PL) input is LOW information pres-
ent on the Parallel Data inputs (P
0
P
3
) is loaded into the
counter and appears on the Q outputs This operation over-
rides the counting functions as indicated in the Mode Se-
lect Table
A HIGH signal on the CE input inhibits counting When CE is
LOW internal state changes are initiated synchronously by
the LOW-to-HIGH transition of the clock input The direction
of counting is determined by the U D input signal as indi-
cated in the Mode Select Table CE and U D can be
changed with the clock in either state provided only that the
recommended setup and hold times are observed
Two types of outputs are provided as overflow underflow
indicators The Terminal Count (TC) output is normally LOW
and goes HIGH when a circuit reaches zero in the count-
down mode or reaches 15 in the count-up mode The TC
output will then remain HIGH until a state change occurs
whether by counting or presetting or until U D is changed
The TC output should not be used as a clock signal be-
cause it is subject to decoding spikes
The TC signal is also used internally to enable the Ripple
Clock (RC) output The RC output is normally HIGH When
CE is LOW and TC is HIGH the RC output will go LOW
when the clock next goes LOW and will stay LOW until the
clock goes HIGH again This feature simplifies the design of
multistage counters as indicated in
Figures 1 and 2 In Fig-
ure 1 each RC output is used as the clock input for the next
higher stage This configuration is particularly advantageous
when the clock source has a limited drive capability since it
drives only the first stage To prevent counting in all stages
it is only necessary to inhibit the first stage since a HIGH
signal on CE inhibits the RC output pulse as indicated in the
RC Truth Table A disadvantage of this configuration in
some applications is the timing skew between state chang-
es in the first and last stages This represents the cumula-
tive delay of the clock as it ripples through the preceding
stages
A method of causing state changes to occur simultaneously
in all stages is shown in
Figure 2 All clock inputs are driven
in parallel and the RC outputs propagate the carry borrow
signals in ripple fashion In this configuration the LOW state
duration of the clock must be long enough to allow the neg-
ative-going edge of the carry borrow signal to ripple through
to the last stage before the clock goes HIGH There is no
such restriction on the HIGH state duration of the clock
since the RC output of any device goes HIGH shortly after
its CP input goes HIGH
The configuration shown in
Figure 3 avoids ripple delays
and their associated restrictions The CE input for a given
stage is formed by combining the TC signals from all the
preceding stages Note that in order to inhibit counting an
enable signal must be included in each carry gate The sim-
ple inhibit scheme of
Figures 1 and 2 doesn't apply be-
cause the TC output of a given stage is not affected by its
own CE
Mode Select Table
Inputs
Mode
PL
CE
U D
CP
H
L
L
L
Count Up
H
L
H
L
Count Down
L
X
X
X
Preset (Asyn )
H
H
X
X
No Change (Hold)
RC Truth Table
Inputs
Output
CE
TC
CP
RC
L
H
H
X
X
H
X
L
X
H
TC is generated internally
H
e
HIGH Voltage Level
L
e
LOW Voltage Level
X
e
Immaterial
L
e
LOW-to-HIGH Clock Transition
e
LOW Pulse
2
Absolute Maximum Ratings
(Note 1)
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
Storage Temperature
b
65 C to
a
150 C
Ambient Temperature under Bias
b
55 C to
a
125 C
Junction Temperature under Bias
b
55 C to
a
175 C
Plastic
b
55 C to
a
150 C
V
CC
Pin Potential to
Ground Pin
b
0 5V to
a
7 0V
Input Voltage (Note 2)
b
0 5V to
a
7 0V
Input Current (Note 2)
b
30 mA to
a
5 0 mA
Voltage Applied to Output
in HIGH State (with V
CC
e
0V)
Standard Output
b
0 5V to V
CC
TRI-STATE Output
b
0 5V to
a
5 5V
Current Applied to Output
in LOW State (Max)
twice the rated I
OL
(mA)
Note 1
Absolute maximum ratings are values beyond which the device may
be damaged or have its useful life impaired Functional operation under
these conditions is not implied
Note 2
Either voltage limit or current limit is sufficient to protect inputs
Recommended Operating
Conditions
Free Air Ambient Temperature
Military
b
55 C to
a
125 C
Commercial
0 C to
a
70 C
Supply Voltage
Military
a
4 5V to
a
5 5V
Commercial
a
4 5V to
a
5 5V
DC Electrical Characteristics
Symbol
Parameter
54F 74F
Units
V
CC
Conditions
Min
Typ
Max
V
IH
Input HIGH Voltage
2 0
V
Recognized as a HIGH Signal
V
IL
Input LOW Voltage
0 8
V
Recognized as a LOW Signal
V
CD
Input Clamp Diode Voltage
b
1 2
V
Min
I
IN
e b
18 mA
V
OH
Output HIGH
54F 10% V
CC
2 5
I
OH
e b
1 mA
Voltage
74F 10% V
CC
2 5
V
Min
I
OH
e b
1 mA
74F 5% V
CC
2 7
I
OH
e b
1 mA
V
OL
Output LOW
54F 10% V
CC
0 5
V
Min
I
OL
e
20 mA
Voltage
74F 10% V
CC
0 5
I
OL
e
20 mA
I
IH
Input HIGH
54F
20 0
m
A
Max
V
IN
e
2 7V
Current
74F
5 0
I
BVI
Input HIGH Current
54F
100
m
A
Max
V
IN
e
7 0V
Breakdown Test
74F
7 0
I
CEX
Output HIGH
54F
250
m
A
Max
V
OUT
e
V
CC
Leakage Current
74F
50
V
ID
Input Leakage
74F
4 75
V
0 0
I
ID
e
1 9 mA
Test
All Other Pins Grounded
I
OD
Output Leakage
74F
3 75
m
A
0 0
V
IOD
e
150 mV
Circuit Current
All Other Pins Grounded
I
IL
Input LOW Current
b
0 6
mA
Max
V
IN
e
0 5V (except CE)
b
1 8
V
IN
e
0 5V (CE)
I
OS
Output Short-Circuit Current
b
60
b
150
mA
Max
V
OUT
e
0V
I
CC
Power Supply Current
38
55
mA
Max
4
PDF 
ZIP
