ChipFind - документация

Электронный компонент: DM54L95W

Скачать:  PDF   ZIP
TL F 6638
DM54L95
4-Bit
Parallel
Access
Shift
Registers
June 1989
DM54L95 4-Bit Parallel Access Shift Registers
General Description
These 4-bit registers feature parallel and serial inputs paral-
lel output mode control and two clock inputs The registers
have three modes of operation
Parallel (broadside) load
Shift right (the direction Q
A
toward Q
D
)
Shift left (the direction Q
D
toward Q
A
)
Parallel loading is accomplished by applying the four bits of
data and taking the mode control input high The data is
loaded into the associated flip-flops and appears at the out-
puts after the high-to-low transition of the clock-2 input Dur-
ing loading the entry of serial data is inhibited
Shift right is accomplished on the high-to-low transition of
clock 1 when the mode control is low shift left is accom-
plished on the high-to-low transition of clock 2 when the
mode control is high by connecting the output of each flip-
flop to the parallel input of the previous flip-flop (Q
D
to input
C etc ) and serial data is entered at input D The clock input
may be applied simultaneously to clock 1 and clock 2 if both
modes can be clocked from the same source
Changes at the mode control input should normally be
made while both clock inputs are low however conditions
described in the last three lines of the truth table will also
ensure that register contents are protected
Features
Y
Typical maximum clock frequency 14 MHz
Y
Typical power dissipation mW
Connection Diagram
Dual-In-Line Package
TL F 6638 1
Order Number DM54L95J
or DM54L95W
See NS Package Number
J14A or W14B
Function Table
Inputs
Outputs
Mode
Clocks
Serial
Parallel
Q
A
Q
B
Q
C
Q
D
Control
2 (L)
1 (R)
A
B
C
D
H
H
X
X
X
X
X
X
Q
AO
Q
BO
Q
CO
Q
DO
H
v
X
X
a
b
c
d
a
b
c
d
H
v
X
X
Q
B
Q
C
Q
D
d
Q
Bn
Q
Cn
Q
Dn
d
L
L
H
X
X
X
X
X
Q
AO
Q
BO
Q
CO
Q
DO
L
X
v
H
X
X
X
X
H
Q
An
Q
Bn
Q
Cn
L
X
v
L
X
X
X
X
L
Q
An
Q
Bn
Q
Cn
u
L
L
X
X
X
X
X
Q
AO
Q
Bn
Q
CO
Q
DO
v
L
L
X
X
X
X
X
Q
AO
Q
BO
Q
CO
Q
DO
v
L
H
X
X
X
X
X
Q
AO
Q
BO
Q
CO
Q
DO
u
H
L
X
X
X
X
X
Q
AO
Q
BO
Q
CO
Q
DO
u
H
H
X
X
X
X
X
Q
AO
Q
BO
Q
CO
Q
DO
Shifting left requires external connection of Q
B
to A Q
C
to B Q
D
to C Serial data is entered at input D
H
e
High Level (Steady State) L
e
Low Level (Steady State) X
e
Don't Care (Any input including transitions)
v
e
Transition from high to low level
u
e
Transition from low to high level
a b c d
e
The level of steady state input at inputs A B C or D respectively
Q
AO
Q
BO
Q
CO
Q
DO
e
The level of Q
A
Q
B
Q
C
or Q
D
respectively before the indicated steady state input conditions were established
Q
An
Q
Bn
Q
Cn
Q
Dn
e
The level of Q
A
Q
B
Q
C
or Q
D
respectively before the most recent
v
transition of the clock
C1995 National Semiconductor Corporation
RRD-B30M105 Printed in U S A
Absolute Maximum Ratings
(Note)
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
Supply Voltage
8V
Input Voltage
5 5V
Operating Free Air Temperature Range
DM54L
b
55 C to
a
125 C
Storage Temperature Range
b
65 C to
a
150 C
Note
The ``Absolute Maximum Ratings'' are those values
beyond which the safety of the device cannot be guaran-
teed The device should not be operated at these limits The
parametric values defined in the ``Electrical Characteristics''
table are not guaranteed at the absolute maximum ratings
The ``Recommended Operating Conditions'' table will define
the conditions for actual device operation
Recommended Operating Conditions
Symbol
Parameter
DM54L95
Units
Min
Nom
Max
V
CC
Supply Voltage
4 5
5
5 5
V
V
IH
High Level Input Voltage
2
V
V
IL
Low Level Input Voltage
0 7
V
I
OH
High Level Output Current
b
0 2
mA
I
OL
Low Level Output Current
2
mA
f
CLK
Clock Frequency (Note 1)
0
6
MHz
t
W(CLK)
Pulse Width of Clock (Note 1)
90
ns
t
SU
Data Setup Time (Note 1)
50
ns
t
EN
Time to Enable
Clock 1
120
ns
Clock (Note 1)
Clock 2
100
ns
t
H
Data Hold Time (Note 1)
0
ns
t
IN
Time to Inhibit Clock 1 or Clock 2 (Note 1)
0
ns
T
A
Free Air Operating Temperature
b
55
125
C
Note 1
T
A
e
25 C and V
CC
e
5V
Electrical Characteristics
over recommended operating free air temperature (unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
(Note 1)
V
OH
High Level Output
V
CC
e
Min I
OH
e
Max
2 4
3 1
V
Voltage
V
IL
e
Max V
IH
e
Min
V
OL
Low Level Output
V
CC
e
Min I
OL
e
Max
0 13
0 3
V
Voltage
V
IL
e
Max V
IH
e
Min
I
I
Input Current
Max
V
CC
e
Max
Mode
0 2
mA
Input Voltage
V
I
e
5 5V
Others
0 1
I
IH
High Level Input
V
CC
e
Max
Mode
20
m
A
Current
V
I
e
2 4V
Others
10
I
IL
Low Level Input
V
CC
e
Max
Mode
b
0 36
mA
Current
V
I
e
0 3V
Others
b
0 18
I
OS
Short Circuit
V
CC
e
Max
b
3
b
15
mA
Output Current
(Note 2)
I
CC
Supply Current
V
CC
e
Max (Note 3)
4 8
8
mA
Note 1
All typicals are at V
CC
e
5V T
A
25 C
Note 2
Not more than one output should be shorted at a time
Note 3
I
CC
is measured with all outputs and serial input open A B C and D inputs grounded mode control at 4 5V and a momentary 3V then ground applied to
both clock inputs
2
Switching Characteristics
at V
CC
e
5V and T
A
25 C (See Section 1 for Test Waveforms and Output Load)
Symbol
Parameter
From (Input)
R
L
e
4X C
L
e
50 pF
Units
To (Output)
Min
Max
f
MAX
Maximum Clock Frequency
6
MHz
t
PLH
Propagation Delay Time
Clock to
90
ns
Low to High Level Output
Output
t
PHL
Propagation Delay Time
Clock to
90
ns
High to Low Level Output
Output
Logic Diagram
TL F 6638 2
Physical Dimensions
inches (millimeters)
14-Lead Ceramic Dual-In-Line Package (J)
Order Number DM54L95J
NS Package Number J14A
3
DM54L95
4-Bit
Parallel
Access
Shift
Registers
Physical Dimensions
inches (millimeters) (Continued)
14-Lead Ceramic Flat Package (W)
Order Number DM54L95W
NS Package Number W14B
LIFE SUPPORT POLICY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION As used herein
1 Life support devices or systems are devices or
2 A critical component is any component of a life
systems which (a) are intended for surgical implant
support device or system whose failure to perform can
into the body or (b) support or sustain life and whose
be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance
support device or system or to affect its safety or
with instructions for use provided in the labeling can
effectiveness
be reasonably expected to result in a significant injury
to the user
National Semiconductor
National Semiconductor
National Semiconductor
National Semiconductor
Corporation
Europe
Hong Kong Ltd
Japan Ltd
1111 West Bardin Road
Fax (a49) 0-180-530 85 86
13th Floor Straight Block
Tel 81-043-299-2309
Arlington TX 76017
Email cnjwge tevm2 nsc com
Ocean Centre 5 Canton Rd
Fax 81-043-299-2408
Tel 1(800) 272-9959
Deutsch Tel (a49) 0-180-530 85 85
Tsimshatsui Kowloon
Fax 1(800) 737-7018
English
Tel (a49) 0-180-532 78 32
Hong Kong
Fran ais Tel (a49) 0-180-532 93 58
Tel (852) 2737-1600
Italiano
Tel (a49) 0-180-534 16 80
Fax (852) 2736-9960
National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications