ChipFind - документация

Электронный компонент: DM54LS377J

Скачать:  PDF   ZIP
TL F 9831
DM54LS377DM74LS377
Octal
D
Flip-Flop
with
Common
Enable
and
Clock
May 1992
DM54LS377 DM74LS377
Octal D Flip-Flop with Common Enable and Clock
General Description
The 'LS377 is an 8-bit register built using advanced low
power Schottky technology This register consists of eight
D-type flip-flops with a buffered common clock and a buff-
ered common input enable The device is packaged in the
space-saving (0 3 inch row spacing) 20-pin package
Features
Y
8-bit high speed parallel registers
Y
Positive edge-triggered D-type flip-flops
Y
Fully buffered common clock and enable inputs
Connection Diagram
Dual-In-Line Package
TL F 9831 1
Order Number DM54LS377E DM54LS377J
DM54LS377W DM74LS377WM or DM74LS377N
See NS Package Number
E20A J20A M20B N20A or W20A
Pin Names
Description
E
Enable Input (Active LOW)
D0 D7
Data Inputs
CP
Clock Pulse Input (Active Rising Edge)
Q0 Q7
Flip-Flop Outputs
C1995 National Semiconductor Corporation
RRD-B30M115 Printed in U S A
Absolute Maximum Ratings
(Note)
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range
DM54LS
b
55 C to
a
125 C
DM74LS
0 C to
a
70 C
Storage Temperature Range
b
65 C to
a
150 C
Note
The ``Absolute Maximum Ratings'' are those values
beyond which the safety of the device cannot be guaran-
teed The device should not be operated at these limits The
parametric values defined in the ``Electrical Characteristics''
table are not guaranteed at the absolute maximum ratings
The ``Recommended Operating Conditions'' table will define
the conditions for actual device operation
Recommended Operating Conditions
Symbol
Parameter
DM54LS377
DM74LS377
Units
Min
Nom
Max
Min
Nom
Max
V
CC
Supply Voltage
4 5
5
5 5
4 75
5
5 25
V
V
IH
High Level Input Voltage
2
2
V
V
IL
Low Level Input Voltage
0 7
0 8
V
I
OH
High Level Output Current
b
0 4
b
0 4
mA
I
OL
Low Level Output Current
4
8
mA
T
A
Free Air Operating Temperature
b
55
125
0
70
C
t
s
(H)
Setup Time HIGH or LOW
20
10
ns
t
s
(L)
D
n
to CP
20
10
t
h
(H)
Hold Time HIGH or LOW
5 0
5 0
ns
t
h
(L)
D
n
to CP
5 0
5 0
t
s
(H)
Setup Time HIGH or LOW
10
10
ns
t
s
(L)
E to CP
20
20
t
h
(H)
Hold Time HIGH or LOW
5 0
5 0
ns
t
h
(L)
E to CP
5 0
5 0
t
w
(H)
CP Pulse Width HIGH or LOW
20
20
ns
t
w
(L)
20
20
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
(Note 1)
V
I
Input Clamp Voltage
V
CC
e
Min I
I
e b
18 mA
b
1 5
V
V
OH
High Level Output
V
CC
e
Min I
OH
e
Max
DM54
2 5
V
Voltage
V
IL
e
Max
DM74
2 7
3 4
V
OL
Low Level Output
V
CC
e
Min I
OL
e
Max
DM54
0 4
Voltage
V
IH
e
Min
DM74
0 35
0 5
V
I
OL
e
4 mA V
CC
e
Min
DM74
0 25
0 4
I
I
Input Current
Max
V
CC
e
Max V
I
e
7V
DM74
0 1
mA
Input Voltage
V
I
e
10V
DM54
I
IH
High Level Input Current
V
CC
e
Max V
I
e
2 7V
20 0
m
A
I
IL
Low Level Input Current
V
CC
e
Max V
I
e
0 4V
b
0 4
mA
I
OS
Short Circuit
V
CC
e
Max
DM54
b
20
b
100
mA
Output Current
(Note 2)
DM74
b
20
b
100
I
CC
Supply Current
V
CC
e
Max
28
mA
Note 1
All typicals are at V
CC
e
5V T
A
e
25 C
Note 2
Not more than one output should be shorted at a time and the duration should not exceed one second
2
Switching Characteristics
V
CC
e a
5 0V T
A
e a
25 C
Symbol
Parameter
R
L
e
2 kX C
L
e
15 pF
Units
Min
Max
f
max
Maximum Clock Frequency
30
MHz
t
PLH
Propagation Delay
25
ns
t
PHL
CP to Q
n
25
Functional Description
The 'LS377 consists of eight edge-triggered D flip-flops with
individual D inputs and Q outputs The Clock (CP) and En-
able input (E) are common to all flip-flops
When E is LOW new data is entered into the register on the
next LOW-to-HIGH transition of CP When E is HIGH the
register will retain the present data independent of the CP
Truth Table
Inputs
Output
E
CP
D
n
Q
n
H
X
X
No Change
L
L
H
H
L
L
L
L
H
e
HIGH Voltage Level
L
e
LOW Voltage Level
X
e
Immaterial
Logic Symbol
TL F 9831 2
V
CC
e
Pin 20
GND
e
Pin 10
Logic Diagram
TL F 9831 3
3
Physical Dimensions
inches (millimeters)
Ceramic Leadless Chip Carrier (E)
Order Number DM54LS377E
NS Package Number E20A
20-Lead Ceramic Dual-In-Line Package (J)
Order Number DM54LS377J
NS Package Number J20A
4
Physical Dimensions
inches (millimeters) (Continued)
20-Lead Wide Small Outline Molded Package (M)
Order Number DM74LS377WM
NS Package Number M20B
20-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS377N
NS Package Number N20A
5