ChipFind - документация

Электронный компонент: NTE1796

Скачать:  PDF   ZIP
NTE1199
Integrated Circuit
CMOS Frequency Divider
Description:
The NTE1199 is an LSI CMOS circuit in a 24Lead DIP type package designed for use in frequency
divider applications in CB transceivers. This device contains a prescaler, divider, and binary input
programmable circuitry.
Absolute Maximum Ratings: (T
A
= +25
C unless otherwise specified)
Supply Voltage, V
DD
0.3 to +6.0V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Voltage, V
I
0.3 to +6.0V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output Voltage, V
O
0.3 to +6.0V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output Current, I
O
Pins 17, 21, 22, 24
5mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Pins 13, 19
10mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating Temperature Range, T
opr
30
to +60
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage Temperature Range, T
stg
55
to +125
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Electrical Characteristics: (V
DD
= +5V, T
A
= 30
to +60
C unless otherwise specified)
Parameter
Symbol
Test Conditions
Min
Typ
Max
Unit
Input Voltage
High Level
V
IH
All Inputs
4.0
+V
DD
V
Low Level
V
IL
All Inputs
0.3
1.25
V
Output Voltage (Pins 17, 21, 22, 24)
High Level
V
OH
I
O
= 300
A
2.4
+V
DD
V
Low Level
V
OL
I
O
= 300
A
0.3
0.4
V
Output Voltage (Pins 13, 19)
High Level
V
OH
I
O
= 4.8mA
2.4
+V
DD
V
Low Level
V
OL
I
O
= 4.8mA
0.3
0.4
V
Total Current
I
DD
f = 0
10
mA
Count Pulse Rise Time
t
r
See Pulse Definition (Fig. 1)
5
s
Count Pulse Fall Time
t
f
5
s
Input Capacitance (Pins 14, 16, 18)
C
I
V
I
= 0
10
pF
Frequency Response
f
s
Prescaler
10
MHz
f
d
Divider
7
MHz
f
p
Programmable Divider
(Apply Program Table, Fig. 2)
5
MHz
Fig. 1 Pulse Definition
Pin Connection Diagram
PO
SO
D
8
D
7
D
6
P
11
P
10
P
9
P
8
P
7
P
6
P
5
P
4
P
3
P
2
P
1
V
DD
SI
DI
1
2
3
4
5
6
7
8
24
23
22
21
GND
20
M
19
DO
18
17
9
16
C
PI
10
11
15
14
12
13
t
r
t
f
V
IH
V
IH
(Min)
V
IL
(Min)
V
IL
Fig. 2 Program Table
P
1
P
2
P
3
P
4
P
5
P
6
P
7
P
8
P
9
P
10
P
11
Pat. 1
1
0
0
1
1
0
0
1
1
1
1
Pat. 2
0
1
1
0
0
1
1
0
0
0
0
Pat. 3
1
1
0
0
0
0
0
0
0
0
0
1
12
24
13
1.300 (33.02)
Max
.520
(13.2)
.600
(15.24)
1.100 (27.94)
.100 (2.54)
.225
(5.73)
Max
.126
(3.22)
Min