ChipFind - документация

Электронный компонент: C711201-01

Скачать:  PDF   ZIP
1/18
MSC7110-01/7112-01
Semiconductor
FEDL7110-03
GENERAL DESCRIPTION
The MSC7110-01/MSC7112-01 is a display controller to display the timer of video tape recorder,
channel operation, and other infomaiton by a vaccum fluorescent display tube.
Display data is input by serial transfer from microcontroller.
FEATURES
Provides the interface with a microcontroller by three signal lines. : DATA IN, CLOCK, and LOAD
Driver output can directly be connected to a vaccum fluorescent display tube without a
pull-down resistor.
Display is turned on by dynamic drive mode.
The number of display digits are programmable in the range of : 1 to 12 digits (MSC7112-01)
1 to 16 digits (MSC7110-01)
12-segment driver output
: 16 driver outputs (MSC7112-01)
12 driver outputs (MSC7110-01)
The LED drivers can turn on 5 outputs statically.
RAM data can directly be displayed.
The brightness adjustment is programmable and brightness can be adjusted every 1/15
step.
Built-in power-on-reset circuit
The vacuum fluorescent display tube driver outputs high withstand voltage : V
DD
-V
EE
=45V (max).
Logic supply voltage
: V
DD
=5V
10%
Package options:
42-pin plastic SDIP (SDIP42-P-600-1.778) : (Product name : MSC7112-01SS)
44-pin plastic QFP (QFP44-P-910-0.80-2K) : (Product name : MSC7110-01GS-2K/MSC7112-01GS-2K)
Semiconductor
MSC7110-01/7112-01
12-Segment
16-Digit or 16-Segment 12-Digit Display Controller/Driver
FEDL7110-03
This version: Sep. 2000
Previous version: Nov. 1997
2/18
MSC7110-01/7112-01
Semiconductor
FEDL7110-03
BLOCK DIAGRAM
MSC7110-01
SEG A
SEG L
D1
D16
LED1
LED5
(b
0
)
(b
11
)
12
(0)
16
(15)
5
SEG DRV
LATCH
LATCH
SCLK
DATA IN
LOAD
DIGIT TIME COUNTER
DOWN COUNTER
DUTY CYCLE
COUNTER
POR
V
EE
(20 to 40)
V
SS
(0V)
V
DD
(+5V)
OSCI
OSCO
LOAD
bit 0
POR
POR
OSC
TIMING
GENERATOR
CONTROL
TEST
MODE
DCR
LOAD
b
15-17
3
4
1
COMMAND
DECODER
bit 18
18
S
DCC
L
4
4
DCR
L
b
0-3
POR
18-bit LATCH
L
18-bit SR
I
DTC
17
b
0-16
WA LOAD
WAC COUNT
b
0-3
DR
LOAD
fW
RAM PC
L
4
4
4
16
O
D
R LATCH
RAC COUNT
ADDRESS COMP
b
0-4
WAC
RAC
ADDRESS SELECTOR
W/R
4
b0-3
4
4
4
17
17
16
12
L
5
5
R
L
A=B
A=B
B
A
A=B
A
0
-A
3
L
4
4
L
DIGIT
LOAD
BLANK
BLANK DUTY
LR LATCH
LED DRV
DIGIT DRV
DECODER
16W 17bits
RAM
RAM fR
PC2
PLA PC1
PLA fR
L
(ROM)
PLA
32 16bits
Address
LR LOAD
Q
OE
O
OE
LATCH
16
3/18
MSC7110-01/7112-01
Semiconductor
FEDL7110-03
MSC7112-01
SEG A
SEG P
D1
D12
LED1
LED5
(b
0
)
(b
15
)
16
(0)
12
(11)
5
SEG DRV
LATCH
LATCH
SCLK
DATA IN
LOAD
DIGIT TIME COUNTER
DOWN COUNTER
DUTY CYCLE
COUNTER
POR
V
EE
(20 to 40)
V
SS
(0V)
V
DD
(+5V)
OSCI
OSCO
LOAD
bit 0
POR
POR
OSC
TIMING
GENERATOR
CONTROL
TEST
MODE
DCR
COAD
b
15-17
3
4
1
COMMAND
DECODER
bit 18
18
S
DCC
L
4
DCR
L
b
0-3
POR
18-bit LATCH
L
18-bit SR
I
DTC
17
b
0-16
WAC LOAD
WAC COUNT
b
0-3
DR
LOAD
fW
RAM PC
L
4
4
4
16
O
DR LATCH
RAC COUNT
ADDRESS COMP
b
0-4
WAC
RAC
ADDRESS SELECTOR
W/R
4 b
0-3
4
4
4
17
17
16
16
L
5
5
R
L
A=B
A=B
B
A
A=B
A
0
-A
3
L
4
4
L
DIGIT
LOAD
BLANK
BLANK DUTY
LR LATCH
LED DRV
DIGIT DRV
DECODER
16W 17bits
RAM
RAM fR
PC2
PLA PC1
PLA fR
L
(ROM)
PLA
32 16bits
LR LOAD
Q
OE
O
OE
LATCH
R
R
12
4/18
MSC7110-01/7112-01
Semiconductor
FEDL7110-03
INPUT AND OUTPUT CONFIGURATION
Input Pin
Output Pin
V
DD
LOAD
DATA IN
SCLK
OSCI
V
DD
POR
V
DD
R
OSCO
*1
SEGA-L
*2
SEGA-P
V
EE
V
DD
*2
D1-D12
*1
D1-D16
V
EE
LED1-
LED5
V
DD
V
DD
V
DD
*1 MSC7110-01
*2 MSC7112-01
5/18
MSC7110-01/7112-01
Semiconductor
FEDL7110-03
PIN CONFIGURATION (TOP VIEW)
MSC7110-01
22
21
20
19
18
17
16
15
14
13
12
1
2
3
4
5
6
7
8
9
10
11
33
34
35
36
37
38
39
40
41
42
43
44
D12
D2
D3
D4
D5
D6
V
EE
D7
D8
D9
D10
D11
SEGD
SEGE
SEGF
SEGG
SEGH
V
EE
SEGI
SEGJ
SEGK
SEGL
LED1
D1
V
DD
POR
OSCO
OSCI
LOAD
DATA IN
SCLK
SEGA
SEGB
SEGC
D13
D14
D15
D16
LED5
V
SS
V
EE
LED4
LED3
LED2
32
31
30
29
28
27
26
25
24
23
44-Pin Plastic QFP