1
PS8190D 05/04/00
B
cc
1
1
2
3
4
5
6
7
GND
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
A
1 2
A
BIASV
1
A
1 5
A
1
A
1 7
A
1
A
8
1 9
A
1 10
A
2 1
A
2 2
A
V
2 3
A
2 4
A
2 5
A
2 6
A
2 7
A
2 8
A
2 9
A
2 10
A
1B5
1
B
1
1
OE
1 2
B
1 3
B
1
B4
GND
1
B
6
1 7
B
1 8
B
1
B
9
1
B
10
GND
2 2
B
2 1
B
2 3
B
GND
2 4
2
B
5
2 6
B
2
B
7
2
B
8
2 9
B
2
B
10
2
OE
1
A
3
4
6
1A10
1A1
1OE
2A1
2OE
2A10 24
13
47
48
12
2
46
36
35
25
1 BIASV
1B1
1B10
2B1
2B10
SW
SW
SW
SW
B
A
OE
Product Description
Pericom Semiconductors PI3B series of logic circuits are produced
using the companys advanced 0.35 micron CMOS Technology.
The PI3B16215 provides 20-bits of high-speed bus switching. Low
on-state resistance of the switch allows connections to be made
with minimal propagation delay. The device also precharges the
B-port to a user-selectable bias voltage (BIASV) to minimize live-
insertion noise.
The device is organized as dual 10-bit bus switches with individual
output-enable (OE) inputs. When OE is LOW, the corresponding
10-bit bus switch is on and port A is connected to port B. When OE
is HIGH, the switch is open, a high-impedance state exists between
the two ports, and port B is precharged to BIASV through the
equivalent of a 10-k
resistor.
To ensure the high-impedance state on power up or power down,
OE should be tied to V
CC
through a pullup resistor; the minimum
value of the resistor is determined by the current-sinking capability
of the driver connected to OE.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Features
Near Zero Propagation Delay
5
Switches Connect Between Two Ports
Fast Switching Speed: 4.5ns max.
Permits Hot Insertion
Isolation during Power-Off conditions
B-Port Outputs are precharged by Bias Voltage
to minimize signal distortion during live insertion
Package options include:
48-pin 150-mil wide plastic BQSOP (B)
48-pin 240-mil wide plastic TSSOP (A)
48-pin 300-mil wide plastic SSOP (V)
Product Pin Configuration
Logic Block Diagram
3.3V, Hot Insertion, 20-Bit FET
BusSwitch w/Precharged Outputs
PI3B16215
48-Pin
A,B,V
2
PS8190D 05/04/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI3B16215
3.3V, Hot Insertion,
20-Bit FET BusSwitch w/Precharged Outputs
E
O
n
o
it
c
n
u
F
L
tr
o
p
B
=
tr
o
p
A
H
V
S
A
I
B
=
tr
o
P
B
,
Z
=
tr
o
p
A
Storage Temperature Range, T
STG ......................................
65C to +150C
Supply Voltage Range, V
CC
......................................... 0.5V to +4.6V
Bias Voltage Range, BIASV ........................................ 0.5V to +4.6V
Input Voltage Range ........................................................0.5V to +4.6V
DC Output Current ....................................................................... 120mA
Power Dissipation ............................................................................ 0.5W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions above those
indicated in the operational sections of this specification
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 3.0V to 3.6V)
Notes:
1. This is the increase in supply current for each input (OE only) that is at the specified voltage level rather than V
CC
or GND.
2. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On state
resistance is determined by the lower of the voltages of the two (A or B) terminals.
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
.
n
i
M
.
p
y
T
.
x
a
M
s
ti
n
U
V
S
A
I
B
e
g
a
tl
o
V
s
ai
B
0
V
C
C
V
V
H
I
e
g
a
tl
o
V
t
u
p
n
I
l
o
rt
n
o
C
l
e
v
e
L
-
h
g
i
H
V
C
C
V
6
.
3
o
t
V
7
.
2
=
2
V
L
I
e
g
a
tl
o
V
t
u
p
n
I
l
o
rt
n
o
C
l
e
v
e
L
-
w
o
L
V
C
C
V
6
.
3
o
t
V
7
.
2
=
5
.
0
8
.
0
V
K
I
e
g
a
tl
o
V
e
d
o
i
D
p
m
al
C
V
C
C
V
0
.
3
=
I
I
A
m
8
1
=
7
.
0
2
.
1
I
I
t
n
e
rr
u
C
t
u
p
n
I
V
C
C
V
6
.
3
=
V
I
V
=
C
C
D
N
G
r
o
5
A
I
H
Z
O
t
n
e
rr
u
C
t
u
p
t
u
O
e
c
n
a
d
e
p
m
I
h
g
i
H
V
C
C
0
=
V
I
V
=
O
V
6
.
3
o
t
0
=
0
1
I
O
t
n
e
rr
u
C
t
u
p
t
u
O
V
C
C
V
0
.
3
=
V
,
V
4
.
2
=
V
S
A
I
B
O
0
=
5
1
.
0
A
m
I
C
C
t
n
e
rr
u
C
y
l
p
p
u
S
r
e
w
o
P
t
n
e
c
s
ei
u
Q
V
C
C
V
6
.
3
=
I
O
V
,
0
=
I
V
=
C
C
D
N
G
r
o
0
1
A
I
C
C
)
1
(
t
n
e
rr
u
C
y
l
p
p
u
S
V
C
C
V
6
.
3
=
,
V
3
t
a
t
u
p
n
I
e
n
O
V
t
a
st
u
p
n
I
r
e
h
t
O
C
C
r
o
D
N
G
0
5
7
C
N
I
e
c
n
a
ti
c
a
p
a
C
t
u
p
n
I
V
I
0
r
o
V
0
.
3
=
0
.
3
F
p
C
F
F
O
ff
O
h
c
ti
w
S
e
c
n
a
ti
c
a
p
a
C
B
/
A
V
O
r
o
V
0
.
3
=
0
ff
O
h
c
ti
w
S
5
.
8
R
N
O
)
2
(
e
c
n
a
t
si
s
e
R
n
O
h
c
ti
w
S
V
I
0
=
I
I
A
m
4
6
=
5
8
I
I
A
m
4
2
=
5
8
V
I
V
4
.
2
=
I
I
A
m
5
1
=
0
1
5
1
Truth Table
3
PS8190D 05/04/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI3B16215
3.3V, Hot Insertion,
20-Bit FET BusSwitch w/Precharged Outputs
Switching Characteristics over Operating Range
(Switching characteristics over recommended operating free-air temperature range unless otherwise noted)
r
e
t
e
m
a
r
a
P
s
n
o
it
i
d
n
o
C
t
s
e
T
)t
u
p
n
I
(
m
o
r
F
)t
u
p
t
u
O
(
o
T
V
C
C
%
0
1
V
3
.
3
=
s
ti
n
U
.
n
i
M
.
x
a
M
t
D
P
)
1
(
B
r
o
A
A
r
o
B
5
2
.
0
s
n
t
H
Z
P
D
N
G
=
V
S
A
I
B
E
O
B
r
o
A
5
.
4
t
L
Z
P
V
3
=
V
S
A
I
B
5
.
4
t
Z
H
P
D
N
G
=
V
S
A
I
B
0
.
5
t
Z
L
P
V
3
=
V
S
A
I
B
0
.
5
Voltage Waveforms Propagation Delay Times
Voltage Waveforms Enable and Disable Times
Test
S1
t
PD
Open
t
PLZ
/t
PZL
6V
t
PHZ
/t
PZH
GND
Parameter Measurements
(V
CC
= 2.7 and 3.3V 10%)
Notes:
1. C
L
includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. All input impulses are supplied by generators having the following characteristics: PRR
MHz, Z
O
= 50
, t
R
2.5ns, t
F
2.5ns.
4. The outputs are measured one at a time with one transition per measurement.
5. t
TPZ
and t
PHZ
are the same as t
DIS
6. t
PZL
and t
PZH
are the same as t
EN
7. t
PLH
and t
PHL
are the same as t
PD
Figure 2. Load Circuit and Voltage Waveforms
Note:
1. The propagation delay is the calculated RC time of the typical on-state resistance of the switch and the specified load
capacitance, when driven by an ideal voltage source (zero output impedance).
4
PS8190D 05/04/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI3B16215
3.3V, Hot Insertion,
20-Bit FET BusSwitch w/Precharged Outputs
48-Pin TSSOP (A) Package
48-Pin BQSOP (B) Package
.014
.0157 BSC
0.40
0.356
.008 0.20
.002
.009
5
0.05
0.25
.079
2.0
.010 0.25
Gauge Plane
.150
.157
X.XX
X.XX
DENOTES DIMENSIONS
IN MILLIMETERS
3.80
4.00
.228
.244
5.80
6.20
.020
.029
0.50
0.75
.063
1.60
.015 0.381
.386
.394
9.80
10.00
.0051
.009
0.13
0.23
1
48
x 45
BSC
Nom
Max
Nom
REF
.236
.244
.488
.496
.002
.006
SEATING PLANE
.007
.010
.0197
BSC
.004
.008
.319
1
48
12.4
12.6
6.0
6.2
0.50
0.17
0.27
8.1
0.05
0.15
0.09
0.20
X.XX
X.XX
DENOTES DIMENSIONS
IN MILLIMETERS
.018
.030
0.45
0.75
.047
1.20 Max
BSC
5
PS8190D 05/04/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI3B16215
3.3V, Hot Insertion,
20-Bit FET BusSwitch w/Precharged Outputs
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
t
r
a
P
e
g
a
k
c
a
P
-
n
i
P
h
t
d
i
W
e
r
u
t
a
r
e
p
m
e
T
A
5
1
2
6
1
B
3
I
P
)
6
5
A
(
P
O
S
S
T
-
6
5
li
m
-
0
4
2
C
5
8
+
o
t
C
0
4
B
5
1
2
6
1
B
3
I
P
)
6
5
B
(
P
O
S
Q
B
-
6
5
li
m
-
0
5
1
V
5
1
2
6
1
B
3
I
P
)
6
5
V
(
P
O
S
S
-
6
5
li
m
-
0
0
3
Order Information
48-Pin SSOP (V) Package
0.20
0.51
1.01
0.25
0.381
0.635
.008
.008
.016
0-8
0.20
0.40
.110 2.79
.010
Gauge Plane
.02
.04
.015
.025
x 45
.025 BSC
0.635
.291
.299
X.XX
X.XX
DENOTES DIMENSIONS
IN MILLIMETERS
7.39
7.59
.395
.420
10.03
10.67
.620
.630
15.75
16.00
.008
.0135
0.20
0.34
1
48
Nom.
Max
Applications Information
Logic Inputs
The logic control inputs can be driven up to +3.6V regardless of the
supply voltage. For example, given a +3.3V supply, IN may be driven
low to 0V and high to 3.6V. Driving IN Rail-to-Rail minimizes power
consumption.
Power-Supply Sequencing
Proper power-supply sequencing is recommended for all CMOS
devices. Always apply V
CC
before applying V
BIAS
and signals to
input/output or control pins.
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd
PDF 
ZIP