1
PS8178B 11/09/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI3B16232
3.3V, Synchronous 16-Bit to 32-Bit
FET Mux/Demux BusSwitch
Product Description
Pericom Semiconductor's PI3B series of logic circuits are produced
using the company's advanced 0.35micron CMOS technology.
The PI3B16232 is a 3.3 volt, 16-bit to 32-bit synchronous switch.
Two select inputs (S0 and S1) control the data flow. A clock (CLK)
and a clock enable (CLKEN) synchronize the device operation.
When CLKEN is high, the bus switch remains in the last clocked
function.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI3B16232
3.3V, Synchronous 16-Bit to 32-Bit FET
Mux/Demux BusSwitch
Product Features
Near-Zero propagation delay.
5
Switches Connect Between Two Ports
Packages Available :
- 56-pin 240mil Wide Thin Plastic TSSOP(A)
- 56-pin 300mil Wide Plastic SSOP(V)
Product Pin Configuration
Logic Block Diagram
Truth Table
1
S
0
S
K
L
C
N
E
K
L
C
n
o
it
c
n
u
F
X
X
X
H
e
t
a
t
S
t
s
a
L
L
L
L
t
c
e
n
n
o
c
si
D
L
H
L
2
B
=
A
d
n
a
1
B
=
A
H
L
L
1
B
=
A
H
H
L
2
B
=
A
56-Pin
A, V
2
PS8178B 11/09/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI3B16232
3.3V, Synchronous 16-Bit to 32-Bit
FET Mux/Demux BusSwitch
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 3.0V to 3.6V)
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
V
IH
Input HIGH Voltage
Guaranteed Logic HIGH Level
2.0
--
--
V
V
IL
Input LOW Voltage
Guaranteed Logic LOW Level
0.5
--
0.8
V
I
IH
Input HIGH Current
V
CC
= Max., V
IN
= V
CC
--
1
A
I
IL
Input LOW Current
V
CC
= M
AX
. , V
IN
= GND
--
--
1
A
I
OZH
High Impedance Output Current
0
A, B
V
CC
--
--
1
A
V
IK
Clamp Diode Voltage
V
CC
= Min.,V
IN
= 18mA
--
-0.7
-1.2
V
Ron
Switch on Resistance
(3)
V
CC
= Min., I
IN
= 0.0V, I
ON
= 48mA or 64mA
--
5
8
V
CC
= Min.,V
IN
= 2.4 V, I
ON
= 15mA
--
10
15
Capacitance
(T
A
= 25C, f = 1 MHz)
Parameters
(4)
Description
Test Conditions
Typ.
Units
C
IN
Input Capacitance
V
IN
= 0V
3.0
pF
C
ON
A/B Capacitance, Switch On
V
IN
= 0V
25.0
pF
Storage Temperature ..................................................... 65C to +150C
Ambient Temperature with Power Applied .................... 40C to +85C
Supply Voltage Range ...................................................... 0.5V to +4.6V
DC Input Voltage ............................................................. 0.5V to +4.6V
DC Output Current ....................................................................... 120 mA
Power Dissipation ............................................................................. 0.5W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of
the device at these or any other conditions above those
indicated in the operational sections of this specification
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 3.3V, T
A
= 25C ambient and maximum loading.
3. Measured by the voltage drop between A and B pin at indicated current through the switch. ON resistance is determined by the
lower of the voltages on the two (A,B) pins.
4. This parameter is determined by device characterization but is not production tested.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
3
PS8178B 11/09/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI3B16232
3.3V, Synchronous 16-Bit to 32-Bit
FET Mux/Demux BusSwitch
Power Supply Characteristics
Parameters
Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
I
CC
Quiescent Power
V
CC
= M
AX
.
V
IN
= GND or V
CC
--
--
10
A
Supply Current
I
CC
Supply Current per
V
CC
= M
AX
.
V
IN
= 3.0 V
(3)
--
--
750
A
Input @ TTL HIGH
I
CCD
Supply Current per
V
CC
= Max.,
--
--
0.25
mA/
Input per MHz
(4)
A and B Pins Open
MHz
BE = GND
Control Input Toggling
50% Duty Cycling
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for applicable device.
2. Typical values are at Vcc = 3.3V, +25C ambient.
3. Per TTL driven input (control inputs only); A and B pins do not contribute to Icc.
4. This current applies to the control inputs only and represent the current required to switch internal capacitance at the specified
frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is not tested, but is
guaranteed by design.
Switching Characteristics over Operating Range
Notes:
1. See Test Circuits and Waveforms.
2. This parameter is guaranteed by design but not tested.
3. The bus switch contributes no propagational delay other than the RC delay of ON resistance of the switch and
the load capacitance.
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
)
1
(
V
6
.
3
o
t
0
.
3
=
c
c
V
s
ti
n
U
.
n
i
M
.
x
a
M
f
CLK
y
c
n
e
u
q
e
r
F
k
c
o
l
C
0
0
5
1
z
H
M
t
W
n
o
it
a
r
u
D
e
sl
u
P
w
o
l
r
o
h
g
i
h
K
L
C
3
.
3
s
n
st
e
m
i
T
p
u
t
e
S
K
L
C
e
r
o
f
e
b
1
S
,
0
S
9
.
1
K
L
C
e
r
o
f
e
b
N
E
K
L
C
9
.
1
h
t
e
m
i
T
d
l
o
H
K
L
C
r
e
tf
a
1
S
,
0
S
1
K
L
C
r
e
tf
a
N
E
K
L
C
8
.
1
n
e
t
e
m
i
T
el
b
a
n
E
2
B
,
1
B
o
t
K
L
C
1
5
si
d
t
e
m
i
T
el
b
a
si
D
2
B
,
1
B
o
t
K
L
C
1
6
d
p
t
1
)
3
,
2
(
n
o
it
a
g
a
p
o
r
P
y
al
e
D
B
o
t
A
5
2
.
0
d
p
t
2
n
o
it
a
g
a
p
o
r
P
y
al
e
D
A
o
t
K
L
C
1
5
.
4
PDF 
ZIP