1
PS8495A 09/28/04
VCCB
OB0
OB1
OB2
GNDB
OB3
OB4
MON
OEB
INB
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
20-Pin
H,Q,S
VCCA
OA0
OA1
OA2
GNDA
OA3
OA4
GNDQ
OEA
INA
3.3V, 2 x 1:5 CMOS Clock Driver
OE
B
IN
A
OA
04
IN
B
OE
A
OB
04
MON
5
5
Block Diagram
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT32806
Description
Pericom Semiconductor's PI49FCT32806 are inverting drivers. The
outputs are configured into 2 groups of 1-in, 5-out with independent
output enable. Group B has an extra MON output. Excellent output
signals to power and ground ratio minimize power and ground noise,
and also improves output performance.
PI49FCT32806 integrate series damping resistors on all outputs.
Features
Low output skew: <270ps
Switching frequency of 133 MHz
Fast output rise/fall time <1.5ns
Low propagation delay <3.0ns
Low input capacitance <6.0pF
Balanced CMOS outputs
Industrial Temperature: 40C to +85C
3.3V 10% operation
Packaging (Pb-free & Green available):
20-pin 300-mil wide SOIC (S)
20-pin 150-mil wide QSOP (Q)
20-pin 209-mil wide SSOP (H)
Pin Configuration
Pin Description
Pin Name
Description
OE
A,
OE
B
Hi-Z State Output Enable Inputs (Active LOW)
IN
A,
IN
B
Clock Inputs
OA
N,
OB
N
Clock Outputs
MON
Monitor Output
GND
Ground
V
CC
Power
Inputs
Outputs
OE
A
, OE
B
IN
A
, IN
B
OA
N
, OB
N
MON
L
L
H
H
L
H
L
L
H
L
Z
H
H
H
Z
L
Truth Table
(1)
Note:
1. H = High Voltage Level
Z = High Impedance
L = Low Voltage Level
2
PS8495A 09/28/04
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT32806
3.3V, 2 x 1:5 CMOS Clock Driver
Capacitance
(T
A
= 25C, f = 1 MHz)
Parameters
(1)
Description
Test Conditions
Typ
Max.
Units
C
IN
Input Capacitance
V
IN
= 0V
3.0
4
pF
C
OUT
Output Capacitance
V
OUT
= 0V
6
pF
Storage Temperature ............................................................ 65C to +150C
Ambient Temperature with Power Applied ........................... 40C to +85C
Supply Voltage to Ground Potential (Inputs & Vcc Only) ...... 0.5V to +4.6V
Supply Voltage to Ground Potential (Outputs & I/O Only) .... 0.5V to +4.6V
DC Input Voltage .................................................................... 0.5V to +4.6V
DC Output Current .............................................................................. 120mA
Power Dissipation ................................................................................. 0.5W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation
of the device at these or any other conditions above
those indicated in the operational sections of this
specification is not implied. Exposure to absolute maxi-
mum rating conditions for extended periods may affect
reliability.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Operating Range
Ambient Temperature = 40C to +85C, V
CC
= 3.3V 0.3V
l
o
b
m
y
S
n
o
i
t
p
i
r
c
s
e
D
s
n
o
i
t
i
d
n
o
C
t
s
e
T
)
1
(
.
n
i
M
.
p
y
T
)
2
(
.
x
a
M
s
t
i
n
U
V
H
O
V
C
C
.
n
i
m
=
V
N
I
V
=
L
I
V
r
o
H
I
e
g
a
tl
o
v
h
g
i
h
t
u
p
t
u
O
I
H
O
A
m
8
=
4
.
2
)
3
(
0
.
3
V
V
L
O
e
g
a
tl
o
v
w
o
l
t
u
p
t
u
O
V
C
C
.
n
i
m
=
V
N
I
V
=
L
I
V
r
o
H
I
I
L
O
A
m
2
1
=
4
.
0
5
.
0
V
H
I
e
g
a
tl
o
v
h
g
i
h
t
u
p
n
I
c
i
g
o
l
W
O
L
0
.
2
2
.
0
-
c
c
V
V
L
I
e
g
a
tl
o
v
w
o
l
t
u
p
n
I
c
i
g
o
l
H
G
I
H
5
.
0
8
.
0
I
H
I
t
n
e
r
r
u
c
h
g
i
h
t
u
p
n
I
V
C
C
V
,
V
6
.
3
=
N
I
V
6
.
3
=
1
A
I
L
I
t
n
e
r
r
u
c
w
o
l
t
u
p
n
I
V
C
C
V
,
V
6
.
3
=
N
I
V
0
=
1
I
H
Z
O
I
L
Z
O
e
c
n
a
d
e
p
m
i
h
g
i
H
t
n
e
r
r
u
c
t
u
p
t
u
o
V
C
C
ll
a
V
6
.
3
=
d
e
l
b
a
s
i
d
s
t
u
p
t
u
o
V
T
U
O
V
=
C
C
V
T
U
O
D
N
G
=
1
1
V
K
I
e
g
a
tl
o
v
e
d
o
i
d
p
m
a
l
C
V
C
C
I
,.
n
i
m
=
N
I
A
m
8
1
=
7
.
0
2
.
1
V
I
H
O
H
G
I
H
t
u
p
t
u
O
)
4
(
t
n
e
r
r
u
c
V
T
U
O
V
,
V
5
.
1
=
N
I
V
=
L
I
V
r
o
H
I
V
C
C
V
3
.
3
=
5
2
5
4
0
8
A
m
I
L
O
W
O
L
t
u
p
t
u
O
)
4
(
t
n
e
r
r
u
c
V
T
U
O
V
,
V
5
.
1
=
N
I
V
=
L
I
V
r
o
H
I
V
C
C
V
3
.
3
=
5
2
5
4
0
9
I
S
O
ti
u
c
ri
c
t
r
o
h
S
)
5
(
t
n
e
r
r
u
c
V
C
C
.
x
a
m
=
V
T
U
O
D
N
G
=
0
5
0
0
1
0
8
1
R
S
r
o
t
s
i
s
e
r
s
e
i
r
e
s
l
a
n
r
e
t
n
I
2
2
m
h
O
DC Electrical Characteristics
(Over the Operating Range)
(Please see page 3 for Notes.)
3
PS8495A 09/28/04
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT32806
3.3V, 2 x 1:5 CMOS Clock Driver
Power Supply Characteristics
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
I
CC
Quiescent Power
V
CC
= Max.
V
IN
= GND or V
CC
--
3
30
A
Supply Current
DI
CC
Supply Current per
V
CC
= Max.
V
IN
= V
CC
0.6V
(3)
--
15.0
300
A
Inputs @ TTL HIGH
I
CCD
Supply Current per
V
CC
= Max.,
V
IN
= V
CC
--
0.08
0.16
mA/
Input per MHz
(4)
Outputs Open
V
IN
= GND
MH
Z
OE
A
or OE
B
= GND
Per Output Toggling
50% Duty Cycle
I
C
V
CC
= Max.,
V
IN
= V
CC
--
3.3
9.0
(5)
Outputs Open
V
IN
= GND
f
O
= 10 MH
Z
50% Duty Cycle
V
IN
= V
CC
0.6V
--
3.3
10.0
(5)
OE
A
or OE
B
= GND
V
IN
= GND
Mon. Outputs Toggling
mA
V
CC
= Max.,
V
IN
= V
CC
--
1.8
6.0
(5)
Outputs Open
V
IN
= GND
f
O
= 2.5 MH
Z
50% Duty Cycle
V
IN
= V
CC
0.6V
--
1.8
7.0
(5)
OE
A
or OE
B
= GND
V
IN
= GND
Eleven Outputs Toggling
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V
CC
= 3.3V, +25C ambient.
3. Per TTL driven input (V
IN
= V
CC
0.6V); all other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
C
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
I
CC
D
H
N
T
+ I
CCD
(f
O
N
O
)
I
CC
= Quiescent Current
I
CC
= Power Supply Current for a TTL High Input (V
IN
= V
CC
0.6V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
O
= Output Frequency
N
O
= Number of Outputs at f
O
All currents are in milliamps and all frequencies are in megahertz.
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25C ambient and maximum loading.
3. V
OH
= V
CC
0.6V at rated current.
4. This parameter is determined by device characterization but is not production tested.
5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4
PS8495A 09/28/04
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT32806
3.3V, 2 x 1:5 CMOS Clock Driver
Switching Characteristics over Operating Range
Test
Switch
Disable LOW
6V
Enable LOW
Disable HIGH
GND
Enable HIGH
All Other Inputs
Open
Switch Position
Definitions:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termination resistance: should be equal to Z
OUT
of the Pulse
Generator.
l
o
b
m
y
S
n
o
i
t
p
i
r
c
s
e
D
n
o
i
t
i
d
n
o
C
.
x
a
M
)
2
(
s
t
i
n
U
t
H
L
P
t
L
H
P
y
a
l
e
D
n
o
it
a
g
a
p
o
r
P
n
B
o
t
A
)
4
(
F
p
5
1
0
.
3
s
n
t
/
R
t
F
e
m
i
T
ll
a
F
/
e
s
i
R
)
2
(
V
0
.
2
-
V
5
.
0
F
p
5
1
5
.
1
t
)
p
(
K
S
w
e
k
S
e
s
l
u
P
)
2
(
t
u
p
t
u
O
e
m
a
S
7
.
0
t
)
o
(
K
S
w
e
k
S
t
u
p
t
u
O
)
2
(
e
m
a
S
,
e
g
a
k
c
a
P
k
n
a
B
e
m
a
S
7
2
.
0
t
)
t
(
K
S
w
e
k
S
e
g
a
k
c
a
P
)
2
(
,
e
c
i
v
e
D
e
m
a
S
k
n
a
B
e
m
a
S
5
5
.
0
t
L
Z
t
,
,
H
Z
t
Z
L
t
,
Z
H
e
l
b
a
s
i
D
/
e
l
b
a
n
E
e
m
i
T
C
L
F
p
5
1
=
2
.
5
F
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
n
I
C
L
F
p
5
1
=
3
3
1
z
H
M
Tests Circuit for F
IN
>100 MHz
(2)
Note:
1. Lumped load, C
L
= 15pF
2. These parameters are guaranteed by design
3. Minimum propagation delay of 1.5ns is guaranteed but not tested.
R
T
= Termination resistance should be equal to Z
OUT
of the
pulse generator
Pulse
Generator
f = 10MHz
D.U.T.
R
T
500
500
C
L
15pF
V
CC
+6.0V
Tests Circuit for Enable/Disable Time
D.U.T.
Pulse
Generator
f = 125MHz
C
L= 15pF
R
T
V
CC
5
PS8495A 09/28/04
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT32806
3.3V, 2 x 1:5 CMOS Clock Driver
Switching Waveforms
Output Skew t
SK
(o)
Pulse Skew t
SK
(p)
Package Skew t
SK
(t)
Propagation Delay
Enable and Disable Times
Input
t
PLH
3V
1.5V
0V
Output
V
OH
1.5V
V
OL
t
PHL
Input
tPLH
3V
1.5V
0V
Output
VOH
1.5V
VOL
tPHL
tSK(p) = | tPHL tPLH |
Input
tPLHx
3V
1.5V
0V
Ox
VOH
1.5V
VOL
tPHLx
tSK(o)
Oy
VOH
1.5V
VOL
tSK(o)
tPLHy
tPHLy
tSK(o) = | tPLHy tPLHx | or | tPHLy tPHLx |
Input
tPLH1
3V
1.5V
0V
Package 1
Output
VOH
1.5V
VOL
tPHL1
tSK(t)
Package 2
Output
VOH
1.5V
VOL
tSK(t)
tPLH2
tPHL2
tSK(t) = | tPLH2 tPLH1 | or | tPHL2 tPHL1 |
t
PZL
OE
1.5V
0V
3V
1.5V
3.0V
0V
1.5V
t
PLZ
V
OL
3.0V
0V
t
PZH
t
PHZ
0.3V
0.3V
Output
Normally
Low
Output
Normally
High
Switch
Closed
Switch
Open
V
OH
Enable
Disable
PDF 
ZIP