1
PS7043E 06/11/01
3.3V Fast CMOS
Buffer/Clock Driver
Product Description
Pericom Semiconductors PI49FCT series of logic circuits are
produced using the Companys advanced 0.6 micron CMOS
technology, achieving industry leading speed grades.
The PI49FCT3804 is a non-inverting clock driver designed with two
independent groups of buffers. These buffers have Hi-Z state
Output Enable inputs (active LOW) with a 1-in, 4-out configuration
per group. Each clock driver consists of two banks of drivers, driving
four outputs each from a standard TTL compatible CMOS input.
Product Features
3.3V version of PI49FCT804T
Low output skew: 0.7ns
Clock busing with Hi-Z state control
TTL input and output levels, reducing problematic
ground bounce
Extremely low static power (1mW, typical)
Hysteresis on all inputs
ESD protection exceeds 2000V
Industrial Operation: 40C to 85C
Package available:
16-pin 300-mil wide plastic SOIC (S)
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT3804
Logic Block Diagram
OE
B
IN
A
OA
3
-OA
0
IN
B
OE
A
OB
3
-OB
0
4
4
GND
OA
3
OA
2
OE
A
IN
A
GND
V
CC
OB
1
OB
2
OB
3
OE
B
IN
B
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
OA
0
OA
1
GND
OB
0
Product Pin Configuration
16-Pin
S
2
PS7043E 06/11/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT3804
3.3V Buffer/Clock Driver
Product Pin Description
Truth Table
(1)
Notes:
H = High Voltage Level
L = Low Voltage Level
Z = High Impedance
Capacitance
(T
A
= 25C, f = 1 MHz)
Parameters
(1)
Description
Test Conditions
Typ.
Max.
Units
C
IN
Input Capacitance
V
IN
= 0V
6
10
pF
C
OUT
Output Capacitance
V
OUT
= 0V
8
12
pF
Note:
1. This parameter is determined by device characterization but is not production tested.
s
t
u
p
n
I
s
t
u
p
t
u
O
B
E
O
,
A
E
O
B
N
I
,
A
N
I
N
B
O
,
N
A
O
L
L
L
L
H
H
H
L
Z
H
H
Z
e
m
a
N
n
i
P
n
o
it
p
i
r
c
s
e
D
E
O
A
E
O
,
B
)
W
O
L
e
v
it
c
A
(
st
u
p
n
I
el
b
a
n
E
t
u
p
t
u
O
e
t
a
t
S
Z
-i
H
N
I
A
N
I
,
B
st
u
p
n
I
k
c
o
l
C
A
O
N
B
O
,
N
st
u
p
t
u
O
k
c
o
l
C
D
N
G
d
n
u
o
r
G
V
C
C
r
e
w
o
P
3
PS7043E 06/11/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT3804
3.3V Buffer/Clock Driver
DC Electrical Characteristics
(Over the Operating Range)
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
V
OH
Output HIGH Voltage
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OH
= 0.1mA
V
CC
0.2
V
I
OH
= 8mA
2.4
(3)
3.0
V
OL
Output LOW Voltage
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OL
= 0.1mA
0.2
V
I
OL
= 16mA
0.2
0.4
I
OL
= 24mA
0.3
0.5
V
IH
Input HIGH Voltage
Guaranteed Logic HIGH Level
Input Pins
2.0
5.5
V
V
IL
Input LOW Voltage
Guaranteed Logic LOW Level
Input Pins
0.5
0.8
V
I
IH
Input HIGH Current
V
CC
= Max.
V
IN
= V
CC
(Input Pins)
1
A
I
IL
Input LOW Current
V
CC
= Max.
V
IN
= GND (Input & I/O Pins)
1
A
I
OZH
High Impedance
V
CC
= Max.
V
OUT
= V
CC
1
A
I
OZL
Output Current
(Hi-Z State Output Pins)
V
OUT
= GND
1
V
IK
Clamp Diode Voltage
V
CC
= Min., I
IN
= 18mA
0.7
1.2
V
I
ODH
Output HIGH Current
V
CC
= 3.3V, V
IN
=V
IH
or V
IL
, V
OUT
= 1.5V
(4)
35
60
110
mA
I
ODL
Output LOW Current
V
CC
= 3.3V, V
IN
=V
IH
or V
IL
, V
OUT
= 1.5V
(4)
50
90
200
mA
I
OS
Short Circuit Current
(5)
V
CC
= Max., V
OUT
= GND
(5)
60
135
240
mA
V
H
Input Hysteresis
150
mV
Note:
Stresses greater than those listed under MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any
other conditions above those indicated in the operational sec-
tions of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
reliability.
Operating Range
Ambient Temperature = 40C to +85C
V
CC
= 3.3V 0.3V
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25C ambient and maximum loading.
3. V
OH
= V
CC
0.6V at rated current.
4. This parameter is determined by device characterization but is not production tested.
5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ........................................ 65C to +150C
Ambient Temperature with Power Applied ........40C to +85C
Supply Voltage to Ground Potential ................... 0.5V to +7.0V
DC Input Voltage ................................................ 0.5V to +7.0V
DC Output Current .......................................................... 120mA
Power Dissipation ..............................................................0.5W
4
PS7043E 06/11/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT3804
3.3V Buffer/Clock Driver
Power Supply Characteristics
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
I
CC
Quiescent Power
V
CC
= Max.
V
IN
= GND or V
CC
3
30
A
Supply Current
I
CC
Supply Current per
V
CC
= Max.
V
IN
= V
CC
0.6V
(3)
2.0
300
A
Inputs @ TTL HIGH
I
CCD
Supply Current per
V
CC
= Max.,
V
IN
= V
CC
0.08
0.16
mA/
Input per MHz
(4)
Outputs Open
V
IN
= GND
MHz
OE
A
or OE
B
= GND
Per Output Toggling
50% Duty Cycle
I
C
Total Power Supply
V
CC
= Max.,
V
IN
= V
CC
3.3
9.0
(5)
mA
Current
(6)
Outputs Open
V
IN
= GND
f
O
= 10 MHz
50% Duty Cycle
V
IN
= V
CC
0.6V
3.3
10.0
(5)
OE
A
or OE
B
= GND
V
IN
= GND
Mon. Output Toggling
V
CC
= Max.,
V
IN
= V
CC
1.8
6.0
(5)
Outputs Open
V
IN
= GND
f
O
= 2.5 MHz
50% Duty Cycle
V
IN
= V
CC
0.6V
1.8
7.0
(5)
OE
A
or OE
B
= GND
V
IN
= GND
Eleven Outputs Toggling
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V
CC
= 3.3V, +25C ambient.
3. Per TTL driven input (V
IN
= V
CC
0.6V); all other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
C
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
I
CC
D
H
N
T
+ I
CCD
(f
O
N
O
)
I
CC
= Quiescent Current
I
CC
= Power Supply Current for a TTL High Input (V
IN
= V
CC
0.6V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
O
= Output Frequency
N
O
= Number of Outputs at f
O
All currents are in milliamps and all frequencies are in megahertz.
5
PS7043E 06/11/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT3804
3.3V Buffer/Clock Driver
3804
3804A
Com.
Com.
Parameters Description
Conditions
(1)
Min. Max. Min. Max. Units
t
PLH
Propagation Delay
C
L
= 50pF
1.5
6.5
1.5
5.8
ns
t
PHL
IN
A
to OA
N
, IN
B
to OB
N
R
L
= 500
t
PZH
Output Enable Time
1.5
8.0
1.5
8.0
ns
t
PZL
OE
A
to OA
N
, OE
B
to OB
N
t
PHZ
Output Disable Time
1.5
7.0
1.5
7.0
ns
t
PLZ
OE
A
to OA
N
, OE
B
to OB
N
t
skew(o)
(3)
Skew between two outputs
0.8
0.7
ns
of same package
(same transition)
t
skew(p)
(3)
Skew between opposite
1.0
0.8
ns
transitions (t
PHL
-t
PLH
) of
the same output
t
skew(t)
(3)
Skew between two outputs
1.6
1.4
ns
of different package at
same temperature
(same transition)
Notes:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew measured at worse cast temperature (max. temp).
Tests Circuits For All Outputs
(1)
Switch Position
DEFINITIONS:
C
L
= Load capacitance: includes jig and
probe capacitance.
R
T
= Termination resistance: should be
equal to Z
OUT
of the Pulse Generator.
Test
Switch
Disable LOW
6V
Enable LOW
Disable HIGH
GND
Enable HIGH
All Other Inputs
Open
Switching Characteristics over Operating Range
Pulse
Generator
D.U.T.
V
IN
R
T
V
OUT
C
L
500
500
50pF
V
CC
6.0V
PDF 
ZIP