ChipFind - документация

Электронный компонент: PI74FCT162H952TV

Скачать:  PDF   ZIP
PI74FCT16952T/162952/162H952T
16-BIT REGISTERED TRANSCEIVERS
1
PS2042A 03/11/96
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Logic Block Diagram
PI74FCT16952T
PI74FCT162952T
PI74FCT162H952T
16-Bit Registered Transceivers
Product Description:
Pericom Semiconductor's PI74FCT series of logic circuits are pro-
duced in the Company's advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74FCT16952T, PI74FCT162952T, and PI74FCT162H952T
are 16-bit registered transceivers organized with two sets of eight
D-type latches with separate input and output controls for each set.
For data flow from A to B, for example, the A-to-B Enable
(xCEAB) input must be LOW in order to enter data from xAx. The
data present on the A port will be clocked on the B register when
xCLKAB toggles from LOW-to-HIGH. The xOEAB control
performs the output enable function on the B port. Control of data
from B to A is similar, but uses the xCEBA, xCLKBA, and xOEBA
inputs. By connecting the control pins of the two independent
transceivers together, a full 16-bit operation can be achieved. The
output buffers are designed with a Power-Off disable allowing
"live insertion" of boards when used as backplane drivers.
The PI74FCT16952T output buffers are designed with a Power-
Off disable function allowing "live insertion" of boards when used
as backplane drivers.
The PI74FCT162952T has 24 mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
The PI74FCT162H952T has "Bus Hold" which retains the input's
last state whenever the input goes to high-impedance preventing
"floating" inputs and eliminating the need for pull-up/down resistors.
Product Features:
Common Features:
PI74FCT16952T, PI74FCT162952T, and PI74FCT2H952T
are high-speed,
low power devices with high current drive
V
CC
= 5V 10%
Hysteresis on all inputs
Packages available:
56-pin 240 mil wide plastic TSSOP (A)
56-pin 300 mil wide plastic SSOP (V)
PI74FCT16952T Features:
High output drive: I
OH
= 32 mA; I
OL
= 64 mA
Power off disable outputs permit "live insertion"
Typical V
OLP
(Output Ground Bounce) < 1.0V
at V
CC
= 5V, T
A
= 25C
PI74FCT162952T Features:
Balanced output drivers: 24 mA
Reduced system switching noise
Typical V
OLP
(Output Ground Bounce) < 0.6V
at V
CC
= 5V, T
A
= 25C
PI74FCT162H952T Features:
Bus Hold retains last active bus state during 3-state
Eliminates the need for external pull-up resistors
D
1
CLKAB
C
1
OEAB
1
CEAB
1
CLKBA
1
CEBA
1
B
0
TO 7 OTHER CHANNELS
D
C
1
A
0
1
OEBA
D
2
CLKAB
C
2
OEAB
2
CEAB
2
CLKBA
2
CEBA
2
B
0
TO 7 OTHER CHANNELS
D
C
2
A
0
2
OEBA
PI74FCT16952T/162952/162H952T
16-BIT REGISTERED TRANSCEIVERS
2
PS2042A 03/11/96
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Pin Name
Description
xOEAB
A-to-B Output Enable Input (Active LOW)
xOEBA
B-to-A Output Enable Input (Active LOW)
xCEAB
A-to-B Clock Enable Input (Active LOW)
xCEBA
B-to-A Clock Enable Input (Active LOW)
xCLKAB
A-to-B Clock Input
xCLKBA
B-to-A clock Input
xAx
A-to-B Data Inputs or B-to-A 3-State
Outputs
(1)
xBx
B-to-A Data Inputs or B-to-A 3-State
Outputs
(1)
GND
Ground
V
CC
Power
Note: 1. For the PI74FCT162H952T, these pins have "Bus
Hold". All other pins are standard, outputs, or I/Os.
Product Pin Description
Product Pin Configuration
Inputs
Outputs
xCEAB
xCLKAB
xOEAB
xAx
xBx
H
X
L
X
B
(3)
X
L
L
X
B
(3)
L
L
L
L
L
L
H
H
X
X
H
X
High Z
Truth Table
(1,2)
1. H = High Voltage Level
L = Low Voltage Level
X = Don't Care or Irrelevant
= LOW-to-HIGH Transition
Z = High Impedance
2. A-to-B data flow shown, B-to-A flow control
is the same, except using xCEBA, xCLKBA,
and xOEBA.
3. Level of B before the indicated steady-state
input conditions were established.
1
OEAB
1
1
CLKAB
2
1
CEAB
3
GND
4
1
A
0
5
1
A
1
6
V
CC
7
1
A
2
8
1
A
3
9
1
A
4
10
GND
11
1
A
5
12
1
A
6
13
1
A
7
14
2
A
0
15
2
A
1
16
2
A
2
17
GND
18
2
A
3
19
2
A
4
20
2
A
5
21
V
CC
22
2
A
6
23
2
A
7
24
1
OEBA
56
1
CLKBA
55
1
CEBA
54
GND
53
1
B
0
52
1
B
1
51
V
CC
50
1
B
2
49
1
B
3
48
1
B
4
47
GND
46
1
B
5
45
1
B
6
44
1
B
7
43
2
B
0
42
2
B
1
41
2
B
2
40
GND
39
2
B
3
38
2
B
4
37
2
B
5
36
V
CC
35
2
B
6
34
2
B
7
33
GND
25
2
CEAB
26
2
CLKAB
27
2
OEAB
28
GND
32
2
CEBA
31
2
CLKBA
30
2
OEBA
29
56-PIN
V56
A56
PI74FCT16952T/162952/162H952T
16-BIT REGISTERED TRANSCEIVERS
3
PS2042A 03/11/96
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 5.0V 10%)
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
V
IH
Input HIGH Voltage
Guaranteed Logic HIGH Level
2.0
V
V
IL
Input LOW Voltage
Guaranteed Logic LOW Level
0.8
V
I
IH
Input HIGH Current
Standard Input, V
CC
= Max.
V
IN
= V
CC
1
A
I
IH
Input HIGH Current
Standard I/O, V
CC
= Max.
V
IN
= V
CC
1
A
I
IH
Input HIGH Current
Bus Hold Input
(4)
, V
CC
= Max.
V
IN
= V
CC
100
A
I
IH
Input HIGH Current
Bus Hold I/O
(4)
, V
CC
= Max.
V
IN
= V
CC
100
A
I
IL
Input LOW Current
Standard Input, V
CC
= Min.
V
IN
= GND
1
A
I
IL
Input LOW Current
Standard I/O, V
CC
= Min.
V
IN
= GND
1
A
I
IL
Input LOW Current
Bus Hold Input
(4)
, V
CC
= Min.
V
IN
= GND
100
A
I
IL
Input LOW Current
Bus Hold I/O
(4)
, V
CC
= Min.
V
IN
= GND
100
A
I
BHH
Bus Hold
Bus Hold Input
(4)
, V
CC
= Min.
V
IN
= 2.0V
50
A
I
BHL
Sustain Current
V
IN
= 0.8V
+50
I
OZH
(5)
High-Impedance
V
CC
= Max.
V
OUT
= 2.7V
1
A
I
OZL
(5)
Output Current
V
CC
= Max.
V
OUT
= 0.5V
1
A
(3-S
TATE
O
UTPUTS
)
V
IK
Clamp Diode Voltage
V
CC
= Min., I
IN
= 18 mA
0.7
1.2
V
I
OS
Short Circuit Current
V
CC
= Max.
(3)
, V
OUT
= GND
80
140
200
mA
I
O
Output Drive Current
V
CC
= Max.
(3)
, V
OUT
= 2.5V
50
180
mA
V
H
Input Hysteresis
100
mV
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ................................................................. 55C to +125C
Ambient Temperature with Power Applied ................................ 40C to +85C
Supply Voltage to Ground Potential (Inputs & Vcc Only) .......... 0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ....... 0.5V to +7.0V
DC Input Voltage ......................................................................... 0.5V to +7.0V
DC Output Current ................................................................................... 120 mA
Power Dissipation ......................................................................................... 1.0W
Note:
Stresses greater than those listed under
MAXIMUM RATINGS may cause permanent
damage to the device. This is a stress rating
only and functional operation of the device at
these or any other conditions above those
indicated in the operational sections of this
specification is not implied. Exposure to
absolute maximum rating conditions for
extended periods may affect reliability.
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Pins with Bus Hold are identified in the pin description.
5. This specification does not apply to bi-directional functionalities with Bus Hold.
PI74FCT16952T/162952/162H952T
16-BIT REGISTERED TRANSCEIVERS
4
PS2042A 03/11/96
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74FCT16952T Output Drive Characteristics
(Over the Operating Range)
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
V
OH
Output HIGH Voltage
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OH
= 3.0 mA
2.5
3.5
V
I
OH
= 15.0 mA
2.4
3.5
I
OH
= 32.0 mA
2.0
3.0
V
OL
Output LOW Voltage
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OL
= 64 mA
0.2
0.55
V
I
OFF
Power Down Disable
V
CC
= 0V, V
IN
or V
OUT
4.5V
--
--
100
A
PI74FCT162952T/162H952T Output Drive Characteristics
(Over the Operating Range)
Parameters
Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
V
OH
Output HIGH Voltage
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OH
= 24.0 mA
2.4
3.3
V
V
OL
Output LOW Voltage
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OL
= 24 mA
0.3
0.55
V
I
ODL
Output LOW Current
V
CC
= 5V, V
IN
= V
IH
OR
V
IL
, V
OUT
= 1.5V
(3)
60
115
150
mA
I
ODH
Output HIGH Current
V
CC
= 5V, V
IN
= V
IH
OR
V
IL
, V
OUT
= 1.5V
(3)
60
115
150
mA
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.
Capacitance
(T
A
= 25C, f = 1 MHz)
Parameters
(4)
Description
Test Conditions
Typ
Max.
Units
C
IN
Input Capacitance
V
IN
= 0V
4.5
6
pF
C
OUT
Output Capacitance
V
OUT
= 0V
5.5
8
pF
PI74FCT16952T/162952/162H952T
16-BIT REGISTERED TRANSCEIVERS
5
PS2042A 03/11/96
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Power Supply Characteristics
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
I
CC
Quiescent Power
V
CC
= Max.
V
IN
= GND
0.1
500
A
Supply Current
or V
CC
I
CC
Supply Current per
V
CC
= Max.
V
IN
= 3.4V
(3)
0.5
1.5
mA
Input @ TTL HIGH
I
CCD
Supply Current per
V
CC
= Max., Outputs Open
V
IN
= V
CC
75
120
A/
Input per MHz
(4)
xOEAB or xOEBA = GND
V
IN
= GND
MHz
One Input Toggling
50% Duty Cycle
I
C
Total Power Supply
V
CC
= Max.,
V
IN
= V
CC
0.8
1.7
(5)
mA
Current
(6)
Outputs Open
V
IN
= GND
f
CP
= 10 MH
Z
(
X
CLKAB)
50% Duty Cycle
xOEAB = xCEAB = GND
xOEAB = V
CC
V
IN
= 3.4V
1.3
3.2
(5)
One Bit Toggling
V
IN
= GND
f
I
= 5 MHz
V
CC
= Max.,
V
IN
= V
CC
3.8
6.5
(5)
Outputs Open
V
IN
= GND
f
CP
= 10 MH
Z
(
X
CLKAB)
50% Duty Cycle
xOEAB = xCEAB = GND
xOEAB = V
CC
V
IN
= 3.4
8.3
20.5
(5)
16 Bits Toggling
V
IN
= GND
f
I
= 2.5 MH
Z
50% Duty Cycle
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 5.0V, +25C ambient.
3. Per TTL driven input (V
IN
= 3.4V); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. I
C
=I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
I
CC
D
H
N
T
+ I
CCD
(f
CP
/2 + f
I
N
I
)
I
CC
= Quiescent Current
I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
f
I
= Input Frequency
N
I
= Number of Inputs at f
I
All currents are in milliamps and all frequencies are in megahertz.
PI74FCT16952T/162952/162H952T
16-BIT REGISTERED TRANSCEIVERS
6
PS2042A 03/11/96
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
16952AT
16952BT
16952CT
16952DT
16952ET
Com.
Com.
Com.
Com.
Com.
Parameters Description
Conditions
(1)
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Unit
t
PLH
Propagation Delay
C
L
= 50 pF
2.0
10.0
2.0
7.5
2.0
6.3
2.0
4.4
1.5
3.7
ns
t
PHL
X
CLKAB,
X
CLKBA
TO
X
B
X
,
X
A
X
R
L
= 500
t
PZH
Output Enable Time
1.5
10.5
1.5
8.0
1.5
7.0
1.5
4.8
1.5
4.4
ns
t
PZL
X
OEBA,
X
OEAB to
X
A
X
,
X
B
X
t
PHZ
Output Disable Time
(3)
1.5
10.0
1.5
7.5
1.5
6.5
1.5
4.0
1.5
4.0
ns
t
PLZ
X
OEBA,
X
OEAB to
X
A
X
,
X
B
X
t
SU
Setup Time HIGH or LOW
2.5
--
2.5
--
2.5
--
2.0
--
1.5
--
ns
X
A
X
,
X
B
X
TO
X
CLKAB,
X
CLKBA
t
H
Hold Time HIGH or LOW
2.0
--
2.0
--
1.5
--
1.0
--
0.0
--
ns
X
A
X
,
X
B
X
TO
X
CLKAB,
X
CLKBA
t
SU
Setup Time HIGH or LOW
3.0
--
3.0
--
3.0
--
2.0
--
2.0
--
ns
X
CEAB, xCEBA to
to xCLKAB, xCLKBA
t
H
Hold Time HIGH or LOW
2.0
--
2.0
--
2.0
--
1.5
--
0.0
--
ns
X
CEAB, xCEBA to
to xCLKAB, xCLKBA
t
W
Pulse Width HIGH(3) or
3.0
--
3.0
--
3.0
--
3.0
--
3.0
--
ns
LOW, xCLKAB or xCLKBA
T
SK
(
O
)
O
UTPUT
S
KEW
(4)
--
0.5
--
0.5
--
0.5
--
0.5
--
0.5
ns
PI74FCT16952T Switching Characteristics over Operating Range
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
16952AT
16952BT
16952CT
16952DT
16952ET
Com.
Com.
Com.
Com.
Com.
Parameters Description
Conditions
(1)
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Unit
t
PLH
Propagation Delay
C
L
= 50 pF
2.0
10.0
2.0
7.5
2.0
6.3
2.0
4.4
1.5
3.7
ns
t
PHL
X
CLKAB,
X
CLKBA
TO
X
B
X
,
X
A
X
R
L
= 500
t
PZH
Output Enable Time
1.5
10.5
1.5
8.0
1.5
7.0
1.5
4.8
1.5
4.4
ns
t
PZL
X
OEBA,
X
OEAB to
X
A
X
,
X
B
X
t
PHZ
Output Disable Time
(3)
1.5
10.0
1.5
7.5
1.5
6.5
1.5
4.0
1.5
4.0
ns
t
PLZ
X
OEBA,
X
OEAB to
X
A
X
,
X
B
X
t
SU
Setup Time HIGH or LOW
2.5
--
2.5
--
2.5
--
2.0
--
1.5
--
ns
X
A
X
,
X
B
X
TO
X
CLKAB,
X
CLKBA
t
H
Hold Time HIGH or LOW
2.0
--
2.0
--
1.5
--
1.0
--
0.0
--
ns
X
A
X
,
X
B
X
TO
X
CLKAB,
X
CLKBA
t
SU
Setup Time HIGH or LOW
3.0
--
3.0
--
3.0
--
2.0
--
2.0
--
ns
X
CEAB, xCEBA to
to xCLKAB, xCLKBA
t
H
Hold Time HIGH or LOW
2.0
--
2.0
--
2.0
--
1.5
--
0.0
--
ns
X
CEAB, xCEBA to
to xCLKAB, xCLKBA
t
W
Pulse Width HIGH(3) or
3.0
--
3.0
--
3.0
--
3.0
--
3.0
--
ns
LOW, xCLKAB or xCLKBA
T
SK
(
O
)
O
UTPUT
S
KEW
(4)
--
0.5
--
0.5
--
0.5
--
0.5
--
0.5
ns
PI74FCT162952T Switching Characteristics over Operating Range
PI74FCT16952T/162952/162H952T
16-BIT REGISTERED TRANSCEIVERS
7
PS2042A 03/11/96
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
16952AT
16952BT
16952CT
16952DT
16952ET
Com.
Com.
Com.
Com.
Com.
Parameters Description
Conditions
(1)
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Unit
t
PLH
Propagation Delay
C
L
= 50 pF
2.0
10.0
2.0
7.5
2.0
6.3
2.0
4.4
1.5
3.7
ns
t
PHL
X
CLKAB,
X
CLKBA
TO
X
B
X
,
X
A
X
R
L
= 500
t
PZH
Output Enable Time
1.5
10.5
1.5
8.0
1.5
7.0
1.5
4.8
1.5
4.4
ns
t
PZL
X
OEBA,
X
OEAB to
X
A
X
,
X
B
X
t
PHZ
Output Disable Time
(3)
1.5
10.0
1.5
7.5
1.5
6.5
1.5
4.0
1.5
4.0
ns
t
PLZ
X
OEBA,
X
OEAB to
X
A
X
,
X
B
X
t
SU
Setup Time HIGH or LOW
2.5
--
2.5
--
2.5
--
2.0
--
1.5
--
ns
X
A
X
,
X
B
X
TO
X
CLKAB,
X
CLKBA
t
H
Hold Time HIGH or LOW
2.0
--
2.0
--
1.5
--
1.0
--
0.0
--
ns
X
A
X
,
X
B
X
TO
X
CLKAB,
X
CLKBA
t
SU
Setup Time HIGH or LOW
3.0
--
3.0
--
3.0
--
2.0
--
2.0
--
ns
X
CEAB, xCEBA to
to xCLKAB, xCLKBA
t
H
Hold Time HIGH or LOW
2.0
--
2.0
--
2.0
--
1.5
--
0.0
--
ns
X
CEAB, xCEBA to
to xCLKAB, xCLKBA
t
W
Pulse Width HIGH(3) or
3.0
--
3.0
--
3.0
--
3.0
--
3.0
--
ns
LOW, xCLKAB or xCLKBA
T
SK
(
O
)
O
UTPUT
S
KEW
(4)
--
0.5
--
0.5
--
0.5
--
0.5
--
0.5
ns
PI74FCT162H952T Switching Characteristics over Operating Range