ChipFind - документация

Электронный компонент: 74LVC125A

Скачать:  PDF   ZIP
Philips
Semiconductors
74LVC125A
Quad buffer/line driver with 5-volt tolerant
inputs/outputs (3-State)
Product specification
Supersedes data of 1997 Aug 01
IC24 Data Handbook
1998 Apr 28
INTEGRATED CIRCUITS
Philips Semiconductors
Product specification
74LVC125A
Quad buffer/line driver with 5-volt
tolerant inputs/outputs (3-state)
2
1998 Apr 28
853-2010 19310
FEATURES
5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
Supply voltage range of 1.2V to 3.6V
Complies with JEDEC standard no. 8-1A
CMOS low power consumption
Direct interface with TTL levels
High impedance when V
CC
= 0V
DESCRIPTION
The 74LVC125A is a high performance, low-power, low-voltage
Si-gate CMOS device and superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3V or 5.0V devices. In 3-state
operation, outputs can handle 5V.
The 74LVC125A consists of four non-inverting buffers/line drivers
with 3-state outputs. The 3-state outputs (nY) are controlled by the
output enable input (nOE). A HIGH at nOE causes the outputs to
assume a high impedance OFF-state.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
C; t
r
= t
f
2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
/t
Propagation delay
C
L
= 50 pF;
3 0
ns
t
PHL
/t
PLH
g
y
nA to nY
L
V
CC
= 3.3 V
3.0
ns
C
I
Input capacitance
5.0
pF
C
PD
Power dissipation capacitance per buffer
V
CC
= 3.3 V
Notes 1 and 2
25
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
W)
P
D
= C
PD
V
CC
2
f
i
)
(C
L
V
CC
2
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
(C
L
V
CC
2
f
o
) = sum of the outputs.
2. The condition is V
I
= GND to V
CC
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
PKG. DWG. #
14-Pin Plastic SO
40
C to +125
C
74LVC125A D
74LVC125A D
SOT108-1
14-Pin Plastic SSOP Type II
40
C to +125
C
74LVC125A DB
74LVC125A DB
SOT337-1
14-Pin Plastic TSSOP Type I
40
C to +125
C
74LVC125A PW
7LVC125APW DH
SOT402-1
Philips Semiconductors
Product specification
74LVC125A
Quad buffer/line driver with 5-volt
tolerant inputs/outputs (3-state)
1998 Apr 28
3
PIN CONFIGURATION
SV00455
1
2
3
4
5
6
7
1OE
1A
1Y
2OE
2A
2Y
GND
V
CC
4OE
4A
4Y
3OE
3A
3Y
14
13
12
11
10
9
8
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
NAME AND FUNCTION
1, 4, 10, 13
1OE 4OE
Data enable inputs (active LOW)
2, 5, 9, 12
1A 4A
Data inputs
3, 6, 8, 11
1Y 4Y
Data Outputs
7
GND
Ground (0 V)
14
V
CC
Positive supply voltage
LOGIC SYMBOL
SV00456
1Y
2Y
3Y
4Y
1
2
3
1OE
1A
4
5
6
2OE
2A
10
9
8
3OE
3A
13
12
11
4OE
4A
FUNCTION TABLE
INPUTS
OUTPUT
nOE
nA
nY
L
L
L
L
H
H
H
X
Z
NOTES:
H = HIGH voltage level
L = LOW voltage level
X = don't care
Z = high impedance OFF-state
LOGIC SYMBOL (IEEE/IEC)
SV00457
1
2
EN1
1
3
4
5
6
10
9
8
13
12
11
Philips Semiconductors
Product specification
74LVC125A
Quad buffer/line driver with 5-volt
tolerant inputs/outputs (3-state)
1998 Apr 28
4
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
CONDITIONS
LIMITS
UNIT
SYMBOL
PARAMETER
CONDITIONS
MIN
MAX
UNIT
DC supply voltage (for max speed performance)
2 7
3 6
V
CC
DC supply voltage (for max. speed performance)
2.7
3.6
V
V
CC
DC supply voltage (for low-voltage applications)
1.2
3.6
V
V
I
DC input voltage range
0
5.5
V
V
O
DC output voltage range; output HIGH or LOW
state
0
V
CC
V
O
DC output voltage range; output 3-State
0
5.5
T
amb
Operating ambient temperature range in free-air
40
+85
C
t
r
, t
f
Input rise and fall times
V
CC
= 1.2 to 2.7V
V
CC
= 2.7 to 3.6V
0
0
20
10
ns/V
ABSOLUTE MAXIMUM RATINGS
1
In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)
SYMBOL
PARAMETER
CONDITIONS
RATING
UNIT
V
CC
DC supply voltage
0.5 to +6.5
V
I
IK
DC input diode current
V
I
t
0
50
mA
V
I
DC input voltage
Note 2
0.5 to +6.5
V
I
OK
DC output diode current
V
O
u
V
CC
or V
O
t
0
"
50
mA
V
O
DC output voltage; output HIGH or LOW state
Note 2
0.5 to V
CC
+0.5
V
V
O
DC output voltage; output 3-State
Note 2
0.5 to 6.5
V
I
OUT
DC output source or sink current
V
O
= 0 to V
CC
"
50
mA
I
GND
, I
CC
DC V
CC
or GND current
"
100
mA
T
stg
Storage temperature range
65 to +150
C
Power dissipation per package
P
TOT
plastic mini-pack (SO)
above +70
C derate linearly with 8 mW/K
500
mW
plastic shrink mini-pack (SSOP and TSSOP)
above +60
C derate linearly with 5.5 mW/K
500
mW
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
Philips Semiconductors
Product specification
74LVC125A
Quad buffer/line driver with 5-volt
tolerant inputs/outputs (3-state)
1998 Apr 28
5
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions voltages are referenced to GND (ground = 0V)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40
C to +85
C
UNIT
MIN
TYP
1
MAX
V
HIGH level Input voltage
V
CC
= 1.2V
V
CC
V
V
IH
HIGH level Input voltage
V
CC
= 2.7 to 3.6V
2.0
V
V
LOW level Input voltage
V
CC
= 1.2V
GND
V
V
IL
LOW level Input voltage
V
CC
= 2.7 to 3.6V
0.8
V
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= 12mA
V
CC
*
0.5
V
O
HIGH level output voltage
V
CC
= 3.0V; V
I
= V
IH
or V
IL
; I
O
= 100
A
V
CC
*
0.2
V
CC
V
V
OH
HIGH level output voltage
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= 18mA
V
CC
*
0.6
V
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= 24mA
V
CC
*
0.8
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= 12mA
0.40
V
OL
LOW level output voltage
V
CC
= 3.0V; V
I
= V
IH
or V
IL
; I
O
= 100
A
GND
0.20
V
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= 24mA
0.55
I
Input leakage current
V
CC
= 3 6V; V = 5 5V or GND
"
0 1
"
5
A
I
I
Input leakage current
V
CC
= 3.6V; V
I
= 5.5V or GND
"
0.1
"
5
A
I
OZ
3-State output OFF-state current
2
V
CC
= 3.6V; V
I
= V
IH
or V
IL
; V
O
= 5.5V or GND
0.1
"
5
A
I
off
Power off leakage supply
V
CC
= 0.0V; V
I
or V
O
= 5.5V
0.1
"
10
A
I
CC
Quiescent supply current
V
CC
= 3.6V; V
I
= V
CC
or GND; I
O
= 0
0.1
10
A
I
CC
Additional quiescent supply current
per input pin
V
CC
= 2.7V to 3.6V; V
I
= V
CC
0.6V; I
O
= 0
5
500
A
NOTE:
1. All typical values are at V
CC
= 3.3V and T
amb
= 25
C.
2. For I/O ports the parameter I
OZ
includes the input leakage current.
AC CHARACTERISTICS
GND = 0 V; t
r
= t
f
= 2.5 ns; C
L
= 50 pF; R
L
= 500
W
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3V
0.3V
V
CC
= 2.7V
V
CC
= 1.2V
UNIT
MIN
TYP
1
MAX
MIN
MAX
TYP
t
PHL
t
PLH
Propagation delay
nA to nY
Figures 1, 3
1.5
3.0
4.8
1.5
5.5
12.0
ns
t
PZH
t
PZL
3-State output enable time
nOE to nY
Figures 2, 3
1.5
3.8
5.7
1.5
6.7
13.0
ns
t
PHZ
t
PLZ
3-State output disable time
nOE to nY
Figures 2, 3
1.5
3.7
5.2
1.5
6.2
8
ns
NOTE:
1. These typical values are at V
CC
= 3.3V and T
amb
= 25
C.
Philips Semiconductors
Product specification
74LVC125A
Quad buffer/line driver with 5-volt
tolerant inputs/outputs (3-state)
1998 Apr 28
6
AC WAVEFORMS
V
M
= 1.5 V at V
CC
w
2.7 V;
V
M
= 0.5
S
V
CC
at V
CC
< 2.7 V
V
OL
and V
OH
are the typical output voltage drop that occur with the
output load.
V
X
= V
OL
+ 0.3 V at V
CC
2.7 V
V
X
= V
OL
+ 0.1 V at V
CC
> 2.7 V
V
Y
= V
OH
0.3 V at V
CC
2.7 V
V
Y
= V
OH
0.1 V at V
CC
< 2.7 V
SV00459
VM
nA INPUT
nY OUTPUT
VM
tPLH
t PHL
GND
V
l
V OL
V OH
Figure 1. Input (nA) to output (nY) propagation delays.
SV00458
outputs
disabled
outputs
enabled
outputs
enabled
tPHZ
tPZH
tPZL
tPLZ
VX
VY
VM
VM
nOE Input
VI
GND
VCC
VOL
VOH
GND
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
OUTPUT
LOW-to-OFF
OFF-to-LOW
VM
Figure 2. 3-state enable and disable times.
TEST CIRCUIT
PULSE
GENERATOR
RT
VIN
D.U.T.
VOUT
CL
VCC
R
L
=500
SWITCH POSITION
TEST
SWITCH
t
PLH
/t
PHL
Open
t
PLZ
/t
PZL
2
<
V
CC
t
PHZ
/t
PZH
GND
Test Circuit for 3-State Outputs
Open
GND
S
1
2
<
V
CC
DEFINITIONS
V
CC
t
2.7V
2.7 3.6V
V
IN
V
CC
2.7V
R
L
= Load resistor
C
L
= Load capacitance includes jig and probe capacitance
R
T
= Termination resistance should be equal to Z
OUT
of pulse generators.
SW00047
R
L
=500
Figure 3. Load circuitry for switching times.
Philips Semiconductors
Product specification
74LVC125A
Quad buffer/line driver with 5-volt tolerant
inputs/outputs (3-State)
1998 Apr 28
7
SO14:
plastic small outline package; 14 leads; body width 3.9 mm
SOT108-1
Philips Semiconductors
Product specification
74LVC125A
Quad buffer/line driver with 5-volt tolerant
inputs/outputs (3-State)
1998 Apr 28
8
SSOP14:
plastic shrink small outline package; 14 leads; body width 5.3 mm
SOT337-1
Philips Semiconductors
Product specification
74LVC125A
Quad buffer/line driver with 5-volt tolerant
inputs/outputs (3-State)
1998 Apr 28
9
TSSOP14:
plastic thin shrink small outline package; 14 leads; body width 4.4 mm
SOT402-1
Philips Semiconductors
Product specification
74LVC125A
Quad buffer/line driver with 5-volt tolerant
inputs/outputs (3-State)
yyyy mmm dd
10
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 940883409
Telephone 800-234-7381
Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.
print code
Date of release: 05-96
Document order number:
9397-750-04491
Philips
Semiconductors
Data sheet
status
Objective
specification
Preliminary
specification
Product
specification
Product
status
Development
Qualification
Production
Definition
[1]
This data sheet contains the design target or goal specifications for product development.
Specification may change in any manner without notice.
This data sheet contains preliminary data, and supplementary data will be published at a later date.
Philips Semiconductors reserves the right to make chages at any time without notice in order to
improve design and supply the best possible product.
This data sheet contains final specifications. Philips Semiconductors reserves the right to make
changes at any time without notice in order to improve design and supply the best possible product.
Data sheet status
[1]
Please consult the most recently issued datasheet before initiating or completing a design.