ChipFind - документация

Электронный компонент: 74LVC1G04

Скачать:  PDF   ZIP

Document Outline

DATA SHEET
Product specification
Supersedes data of 2002 May 13
2002 Oct 02
INTEGRATED CIRCUITS
74LVC1G04
Single inverter
2002 Oct 02
2
Philips Semiconductors
Product specification
Single inverter
74LVC1G04
FEATURES
Wide supply voltage range from 1.65 to 5.5 V
High noise immunity
Complies with JEDEC standard:
JESD8-7 (1.65 to 1.95 V)
JESD8-5 (2.3 to 2.7 V)
JESD8B/JESD36 (2.7 to 3.6 V).
24 mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Latch-up performance
250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from
-
40 to +125
C.
DESCRIPTION
The 74LVC1G04 is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families.
Input can be driven from either 3.3 or 5 V devices. These
features allow the use of these devices in a mixed
3.3 and 5 V environment.
Schmitt trigger action at all inputs makes the circuit tolerant
for slower input rise and fall time.
This device is fully specified for partial power-down
applications using I
off
. The I
off
circuitry disables the output,
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC1G04 provides the inverting buffer.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
C; t
r
= t
f
2.5 ns.
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
W).
P
D
= C
PD
V
CC
2
f
i
+ (C
L
V
CC
2
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts.
2. The condition is V
I
= GND to V
CC
.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
propagation delay input A to output Y
V
CC
= 1.8 V; C
L
= 30 pF; R
L
= 1 k
3
ns
V
CC
= 2.5 V; C
L
= 30 pF; R
L
= 500
2
ns
V
CC
= 2.7 V; C
L
= 50 pF; R
L
= 500
2.3
ns
V
CC
= 3.3 V; C
L
= 50 pF; R
L
= 500
2
ns
V
CC
= 5.0 V; C
L
= 50 pF; R
L
= 500
1.6
ns
C
I
input capacitance
5
pF
C
PD
power dissipation capacitance per buffer
V
CC
= 3.3 V; notes 1 and 2
14
pF
2002 Oct 02
3
Philips Semiconductors
Product specification
Single inverter
74LVC1G04
FUNCTION TABLE
See note 1.
Note
1. H = HIGH voltage level;
L = LOW voltage level.
ORDERING INFORMATION
PINNING
INPUT
OUTPUT
A
Y
L
H
H
L
TYPE NUMBER
PACKAGE
TEMPERATURE
RANGE
PINS
PACKAGE
MATERIAL
CODE
MARKING
74LVC1G04GW
-
40 to +125
C
5
SC-88A
plastic
SOT353
VC
74LVC1G04GV
-
40 to +125
C
5
SC-74A
plastic
SOT753
V04
PIN
SYMBOL
DESCRIPTION
1
n.c.
not connected
2
A
data input A
3
GND
ground (0 V)
4
Y
data output Y
5
V
CC
supply voltage
handbook, halfpage
1
2
3
5
4
MNA107
04
VCC
A
Y
GND
n.c.
Fig.1 Pin configuration.
handbook, halfpage
MNA108
A
Y
2
4
Fig.2 Logic symbol.
2002 Oct 02
4
Philips Semiconductors
Product specification
Single inverter
74LVC1G04
handbook, halfpage
MNA109
4
1
2
Fig.3 IEE/IEC logic symbol.
handbook, halfpage
MNA110
A
Y
Fig.4 Logic diagram.
RECOMMENDED OPERATING CONDITIONS
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).
Notes
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. When V
CC
= 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
V
CC
supply voltage
1.65
5.5
V
V
I
input voltage
0
5.5
V
V
O
output voltage
active mode
0
V
CC
V
V
CC
= 0 V; Power-down mode
0
5.5
V
T
amb
operating ambient temperature
-
40
+125
C
t
r
, t
f
input rise and fall times
V
CC
= 1.65 to 2.7 V
0
20
ns/V
V
CC
= 2.7 to 5.5 V
0
10
ns/V
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
V
CC
supply voltage
-
0.5
+6.5
V
I
IK
input diode current
V
I
< 0
-
-
50
mA
V
I
input voltage
note 1
-
0.5
+6.5
V
I
OK
output diode current
V
O
> V
CC
or V
O
< 0
-
50
mA
V
O
output voltage
active mode; notes 1 and 2
-
0.5
V
CC
+ 0.5
V
Power-down mode; notes 1 and 2
-
0.5
+6.5
V
I
O
output source or sink current
V
O
= 0 to V
CC
-
50
mA
I
CC
, I
GND
V
CC
or GND current
-
100
mA
T
stg
storage temperature
-
65
+150
C
P
D
power dissipation per package
for temperature range from
-
40 to +125
C
-
250
mW
2002 Oct 02
5
Philips Semiconductors
Product specification
Single inverter
74LVC1G04
DC CHARACTERISTICS
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
SYMBOL
PARAMETER
TEST CONDITIONS
MIN.
TYP.
(1)
MAX.
UNIT
OTHER
V
CC
(V)
Temperature range
-
40 to +85
C
V
IH
HIGH-level input voltage
1.65 to 1.95 0.65
V
CC
-
-
V
2.3 to 2.7
1.7
-
-
V
2.7 to 3.6
2.0
-
-
V
4.5 to 5.5
0.7
V
CC
-
-
V
V
IL
LOW-level input voltage
1.65 to 1.95
-
-
0.35
V
CC
V
2.3 to 2.7
-
-
0.7
V
2.7 to 3.6
-
-
0.8
V
4.5 to 5.5
-
-
0.3
V
CC
V
V
OL
LOW-level output voltage
V
I
= V
IH
or V
IL
-
I
O
= 100
A
1.65 to 5.5
-
-
0.1
V
I
O
= 4 mA
1.65
-
-
0.45
V
I
O
= 8 mA
2.3
-
-
0.3
V
I
O
= 12 mA
2.7
-
-
0.4
V
I
O
= 24 mA
3.0
-
-
0.55
V
I
O
= 32 mA
4.5
-
-
0.55
V
V
OH
HIGH-level output voltage V
I
= V
IH
or V
IL
-
I
O
=
-
100
A
1.65 to 5.5
V
CC
-
0.1
-
-
V
I
O
=
-
4 mA
1.65
1.2
-
-
V
I
O
=
-
8 mA
2.3
1.9
-
-
V
I
O
=
-
12 mA
2.7
2.2
-
-
V
I
O
=
-
24 mA
3.0
2.3
-
-
V
I
O
=
-
32 mA
4.5
3.8
-
-
V
I
LI
input leakage current
V
I
= 5.5 V or GND
5.5
-
0.1
5
A
I
off
power OFF leakage
current
V
I
or V
O
= 5.5 V
0
-
0.1
10
A
I
CC
quiescent supply current
V
I
= V
CC
or GND;
I
O
= 0
5.5
-
0.1
10
A
I
CC
additional quiescent
supply current per pin
V
I
= V
CC
-
0.6 V;
I
O
= 0
2.3 to 5.5
-
5
500
A