DATA SHEET
Product specification
Supersedes data of 2002 Jun 10
2003 Nov 17
INTEGRATED CIRCUITS
74LVC2245A
Octal transceiver with direction pin,
30
series termination resistors;
5 V tolerant input/output; 3-state
2003 Nov 17
2
Philips Semiconductors
Product specification
Octal transceiver with direction pin, 30
series
termination resistors; 5 V tolerant input/output; 3-state
74LVC2245A
FEATURES
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 to 3.6 V
CMOS low power consumption
Direct interface with TTL levels
Inputs accept voltages up to 5.5 V
Integrated 30
termination resistors
Complies with JEDEC standard no. 8-1A
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
Specified from
-
40 to +85
C and
-
40 to +125
C.
DESCRIPTION
The 74LVC2245A is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 or 5 V devices. In
3-state operation, outputs can handle 5 V. These features
allow the use of these devices as translators in a mixed
3.3 and 5 V environment.
The 74LVC2245A is an octal transceiver featuring
non-inverting 3-state bus compatible outputs in both send
and receive directions.
The 74LVC2245A features an output enable (OE) input for
easy cascading and a send/receive (DIR) input for
direction control. OE controls the outputs so that the buses
are effectively isolated.
The 74LVC2245A is designed with 30
series termination
resistors in both HIGH and LOW output stages to reduce
line noise.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
C; t
r
= t
f
2.5 ns.
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
W).
P
D
= C
PD
V
CC
2
f
i
N +
(C
L
V
CC
2
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts;
N = total load switching outputs;
(C
L
V
CC
2
f
o
) = sum of the outputs.
2. The condition is V
I
= GND to V
CC
.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
propagation delay A
n
to B
n
, B
n
to A
n
C
L
= 50 pF; V
CC
= 3.3 V
3.6
ns
C
I
input capacitance
4.0
pF
C
PD
power dissipation capacitance per buffer
V
CC
= 3.3 V; notes 1 and 2
13
pF
2003 Nov 17
3
Philips Semiconductors
Product specification
Octal transceiver with direction pin, 30
series
termination resistors; 5 V tolerant input/output; 3-state
74LVC2245A
ORDERING INFORMATION
FUNCTION TABLE
See note 1.
Note
1. H = HIGH voltage level;
L = LOW voltage level;
X = don't care;
Z = high-impedance OFF-state.
TYPE NUMBER
PACKAGE
TEMPERATURE RANGE
PINS
PACKAGE
MATERIAL
CODE
74LVC2245AD
-
40 to +125
C
20
SO20
plastic
SOT163-1
74LVC2245ADB
-
40 to +125
C
20
SSOP20
plastic
SOT339-1
74LVC2245APW
-
40 to +125
C
20
TSSOP20
plastic
SOT360-1
74LVC2245ABQ
-
40 to +125
C
20
DHVQFN20
plastic
SOT764-1
INPUT
INPUT/OUTPUT
OE
DIR
An
Bn
L
L
A = B
input
L
H
input
B = A
H
X
Z
Z
PINNING
PIN
SYMBOL
DESCRIPTION
1
DIR
direction control input
2
A0
data input/output
3
A1
data input/output
4
A2
data input/output
5
A3
data input/output
6
A4
data input/output
7
A5
data input/output
8
A6
data input/output
9
A7
data input/output
10
GND
ground (0 V)
11
B7
data input/output
12
B5
data input/output
13
B5
data input/output
14
B4
data input/output
15
B3
data input/output
16
B2
data input/output
17
B1
data input/output
18
B0
data input/output
19
OE
output enable input
(active LOW)
20
V
CC
supply voltage
PIN
SYMBOL
DESCRIPTION
2003 Nov 17
4
Philips Semiconductors
Product specification
Octal transceiver with direction pin, 30
series
termination resistors; 5 V tolerant input/output; 3-state
74LVC2245A
handbook, halfpage
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
VCC
OE
B0
B1
B3
B4
B2
B5
B6
B7
1
2
3
4
5
6
7
8
9
10
11
12
20
19
18
17
16
15
14
13
2245
MNA363
Fig.1 Pin configuration SO20 and (T)SSOP20.
handbook, halfpage
1
2
3
4
5
6
7
8
9
A0
A1
A2
A3
A4
A5
A6
A7
19
18
17
16
15
14
13
12
2OE
B0
B1
B2
B3
B4
B5
B6
20
DIR
VCC
10
11
GND
Top view
B7
GND
(1)
MNB148
(1) The die substrate is attached to this pad using conductive die
attach material. It can not be used as a supply pin or input.
Fig.2 Pin configuration DHVQFN20.
PDF 
ZIP