ChipFind - документация

Электронный компонент: CLD

Скачать:  PDF   ZIP
CLOCK
Page 1 of 2
R A L T R O N E L E C T R O N I C S C O R P .
1 0 6 5 1 N . W . 1 9
t h
S t
M i a m i , F l o r i d a 3 3 1 7 2
U . S . A .
phone: (305) 593-6033
fax: (305) 594-3973
e-mail: sales@raltron.com
WEB: http://www.raltron.com
Rev. X2, September 26, 2003; Approved: C. Husted
CLD SERIES: CLOCK OSCILLATOR, LVDS, +3.3 VDC
DESCRIPTION: A crystal controlled, high frequency, highly stable oscillator, adhering to Low Voltage Differential
Signaling (LVDS) Standards. The output can be Tri-stated to facilitate testing or combined multiple clocks. The device
is contained in a sub-miniature, very low profile, leadless ceramic SMD package with 6 gold contact pads. This
miniature oscillator is ideal for today's automated assembly environments.
APPLICATIONS AND FEATURES:
Infiniband; 10GbE; Network Processors; SOHO Routing; Switches; WAN Interfaces
Common Frequencies: 106.25 MHz; 125 MHz; 150 MHz; 155.52 MHz; 156.25 MHz; 161.1328 MHz
+3.3 VDC LVDS
Frequency Range from 80 to 250 MHz
Miniature Ceramic SMD Package Available on Tape and Reel
Lead Free

n
ELECTRICAL PARAMETERS:
PARAMETER
SYMBOL
TEST CONDITIONS
*1
VALUE
UNIT
Nominal Frequency
fo
80.000 ~ 250.000
MHz
Supply Voltage
Vcc
+3.3
5%
VDC
Supply Current
Is
60.0 MAX
mA
Output Logic Type
LVDS
Load
Connected between Out and Complementary Out
100
Output Voltage Levels
Voh
Vol
1.43 TYP; 1.60 MAX
0.90 MIN; 1.10 TYP
VDC
VDC
Duty Cycle
DC
Measured at 50% of Vcc
40/60 to 60/40 or 45/55 to
55/45
%
Rise / Fall Time
tr / tf
Measured at 20/80% and 80/20% Vcc Levels
1.0 TYP
*2
ns
Jitter
J
RMS, Fj = 12 kHz...20 MHz
1 TYP
ps
Overall Frequency Stability
f/fc
Op. Temp., Aging, Load, Supply and Cal. Variations
25,
50, or
100 MAX
*3
ppm
Pin 1 Output Enabled
Output Disabled
En
Dis
High Voltage or No Connect
Ground
0.7
Vcc MIN
0.3
Vcc MAX
VDC
VDC
Absolute voltage range
Vcc(abs)
Non-Destructive
-0.5...+7.0
VDC
*1 Test Conditions Unless Stated Otherwise: Nominal Vcc, Nominal Load, +25
3
C
*2 Frequency Dependent
*3 Not All Stabilities Available With All Temperature Ranges--Please Consult Factory For Availability

n
ENVIRONMENTAL PARAMETERS:
PARAMETER
SYMBOL
TESTCONDITIONS
*1
VALUE
UNIT
Operating temperature range Ta
SEE PART NUMBER TABLE
C
Storage temperature range
T(stg)
-55...+90
C
n
PART NUMBERING SYSTEM:
SERIES
SYMMETRY
TEMPERATURE
RANGE (C)
FREQUENCY
STABILITY
(Overall)
FREQUENCY
(MHz)
CLD: Clock
with LVDS
Comp. Output
A: 40/60 to 60/40%
T: 45/55 to 55/45%
R: 0...+50
S: 0...+70
U: -20...+70
V: -40...+85
I:
25 ppm
H:
50 ppm
J:
100 ppm
80.000...250.000

EXAMPLE: CLDPASH-155.520
Clock Oscillator, 7x5mm Package, +3.3 VDC Supply Voltage, LVDS Output, Standard Symmetry, 0...+70
C Operating
Temperature Range,
50 ppm Total Frequency Stability, 155.520 MHz
CLOCK
Page 2 of 2
R A L T R O N E L E C T R O N I C S C O R P .
1 0 6 5 1 N . W . 1 9
t h
S t
M i a m i , F l o r i d a 3 3 1 7 2
U . S . A .
phone: (305) 593-6033
fax: (305) 594-3973
e-mail: sales@raltron.com
WEB: http://www.raltron.com
Rev. X2, September 26, 2003; Approved: C. Husted

Please consult the factory for any custom requirements.

n
MECHANICAL PARAMETERS:
1
2
3
4
5
6
.197 .008
.276 .008
7.0 0.2
5.0 0.2
INDICATES PIN 1.
.079 MAX.
2.00 MAX.
.200
.100
5.08
2.54
.150 3.81
.055
1.40 TYP.
.050 1.27
.079 TYP.
2.00 TYP.
.100
2.54
.071
1.80
SOLDER PATTERN
2.20
.087
OUTLINE TOLERANCE:
0.006" / 0.15mm
(Unless otherwise specified)

PIN FUNCTIONS:
[1] ENABLE/ DISABLE
[2] NO CONNECT
[3] CASE GROUND
[4] OUTPUT
[5] COMP. OUTPUT
[6] SUPPLY VOLTAGE

MARKING:
CLDASH
155.52
RAL D/C

*0.01
F external by-pass
filter is recommended as seen on solder pattern.