ChipFind - документация

Электронный компонент: RF3330PCBA

Скачать:  PDF   ZIP
3-1
3
L
I
NE
A
R
CA
T
V
A
M
P
L
IF
IE
R
S
Preliminary
Product Description
Ordering Information
Typical Applications
Features
Functional Block Diagram
RF Micro Devices, Inc.
7628 Thorndike Road
Greensboro, NC 27409, USA
Tel (336) 664 1233
Fax (336) 664 0454
http://www.rfmd.com
Optimum Technology Matching Applied
Si BJT
GaAs MESFET
GaAs HBT
Si Bi-CMOS
SiGe HBT
Si CMOS
4
VOUTB
3
VOUT
2
GND
1
VCC
8 VCC
7 VIN
6 VINB
5 VAGC
Biasing &
AGC
Control
RF3330
IF GAIN CONTROLLED AMPLIFIER
CATV Set-Top Boxes
Cable Modems
Cable-Ready TVs
The RF3330 is a gain-controlled amplifier suitable for
application in the IF receive section of a cable tuner. It
consists of a high impedance differential input stage, a
low impedance differential output stage, and a differential
gain-controlled amplifier. The voltage gain may be varied
by applying an analog control voltage. The device is fabri-
cated on an advanced Bi-CMOS process, and is housed
in an eight-lead SOT23 package.
Single 5V Positive Power Supply
26dB Gain Range
150MHz Bandwidth
Compact Package
RF3330
IF Gain Controlled Amplifier
RF3330 PCBA
Fully Assembled Evaluation Board - 75
RF3330 PCBA
Fully Assembled Evaluation Board - 50
3
Rev A2 010820
0.127
3MAX
0MIN
0.55
0.35
0.365
1.59
1.61
3.00
2.60
3.00
2.80
0.650
0.15
0.05
1.44
1.04
TEXT*
*When Pin 1 is in upper
left, text reads downward
(as shown).
Package Style: SOT23-8
Preliminary
3-2
RF3330
Rev A2 010820
3
L
I
NE
A
R
CA
T
V
A
M
P
L
IF
IE
R
S
Absolute Maximum Ratings
Parameter
Rating
Unit
Supply Voltage
7
V
Operating Ambient Temperature
-40 to +85
C
Storage Temperature
-60 to +150
C
Parameter
Specification
Unit
Condition
Min.
Typ.
Max.
Overall
Typical performance is at T
A
= +25C,
V
CC
=5V.
DC Specifications
Supply Voltage
4.75
5.0
5.25
V
Supply Current
18
25
mA
AGC Control Voltage
0.5
3.3
V
0.5V = Minimum Gain
3.3V =Maximum Gain
AGC Input Impedance
10
M
AC Specifications
3dB Bandwidth
150
MHz
Voltage Gain
Maximum
33.0
34.0
dB
V
AGC
=3.3V
Minimum
8.0
10.0
dB
V
AGC
=0.5V
Maximum Input Level
50
dBmV(rms)
While meeting distortion specification
Maximum Output Level
50
dBmV(rms)
While meeting distortion specification
Output 1dB Compression
66
dBmV(rms)
Maximum Gain
Output Harmonic Distortion
-44
-40
dBc
Output level= 50dBmV(rms); V
AGC
=3.3V
Input IP3, Maximum Gain
45
dBmV(rms)
Output level= 50dBmV(rms); V
AGC
=3.3V
Input IP3, Minimum Gain
60
dBmV(rms)
Output level= 50dBmV(rms); V
AGC
=0.5V
Input Noise, Maximum Gain
4.5
nV/rtHz
Input Noise, Minimum Gain
42
nV/rtHz
Output Impedance
10
Differential
Input Impedance
2000
Differential
Output Load Impedance
1
k
Differential
Output Load Capacitance
2
pF
Differential
Caution! ESD sensitive device.
RF Micro Devices believes the furnished information is correct and accurate
at the time of this printing. However, RF Micro Devices reserves the right to
make changes to its products without notice. RF Micro Devices does not
assume responsibility for the use of the described product(s).
Preliminary
3-3
RF3330
Rev A2 010820
3
L
I
NE
A
R
CA
T
V
A
M
P
L
IF
IE
R
S
Pin
Function
Description
Interface Schematic
1
VCC
Supply Voltage
2
GND
Supply Ground
3
VOUT
Output pin.
4
VOUTB
Complementary output pin.
5
VAGC
AGC control voltage.
6
VINB
Complementary input pin. This should be externally AC-coupled to sig-
nal source.
7
VIN
Input pin. This should be externally AC-coupled to signal source.
8
VCC
Supply Voltage
OUT
OUTB
OUT
OUTB
10 k
VREF
100 k
VAGC
75
1 k
VBIAS
INB
1 k
VBIAS
IN
75
1 k
VBIAS
INB
1 k
VBIAS
IN
Preliminary
3-4
RF3330
Rev A2 010820
3
L
I
NE
A
R
CA
T
V
A
M
P
L
IF
IE
R
S
Pin Out
Application Schematic
4
VOUTB
3
VOUT
2
GND
1
VCC
8
VCC
7
VIN
6
VINB
5
VAGC
Note orientation of board.
4
3
2
1
8
7
6
5
Biasing &
AGC
Control
V
CC
100 pF
3.3
F
+
VOUT
VOUTB
VIN
VAGC
VINB
Preliminary
3-5
RF3330
Rev A2 010820
3
L
I
NE
A
R
CA
T
V
A
M
P
L
IF
IE
R
S
Evaluation Board Schematic
(Download Bill of Materials from www.rfmd.com.)
Note orientation of board.
C1
100 pF
C9
100 pF
C2
100 nF
C3
3.3
F
+
R6
5.1 k
C6
33 nF
C7
100 nF
C8
100 nF
50
strip
J2
VIN
(BAL)
50
strip
J3
VIN
(BAL)
R3
51
R2
470
R4
470
R1*
DNI
C4*
DNI
50
strip
J5
VOUT
(BAL)
R5*
DNI
C5*
DNI
50
strip
J4
VOUT
(UNBAL)
AGC
3330410-
NOTES:
1. C3, Tantulum Capacitor: Case Size Y, 6.3 V.
2. See Evaluation Test Procedure for more information.
3. Parts with * following the reference designator should not be populated on the evaluation board.
4
3
2
1
8
7
6
5
Biasing &
AGC
Control
VCC
F1*
50
strip
J1
VIN
(UNBAL)
T1
TTWB
1010-1
1
2
3
6
5
4
P1
1
2
3
4
HEADER4
GND
P1-3
AGC
GND
P1-1
VCC