ChipFind - документация

Электронный компонент: LC78631

Скачать:  PDF   ZIP
Overview
The LC78631E is a compact disc D/A signal-processing
LSI for CD-ROM drives that provides a variable clock
error correction (VCEC) mode. The LC78631E
demodulates the EFM signal from the optical pickup and
performs de-interleaving, error detection, error correction,
digital filtering, and other processing. The LC78631E
includes an on-chip 1-bit D/A converter, and executes
commands sent from a control microprocessor.
Features
VCEC support
Built-in PLL circuit for EFM detection (supports 4
playback)
Built-in PLL for variable pitch playback (13%)
18KB RAM on chip
Error detection and correction (corrects two errors in C1
and four errors in C2)
Frame jitter margin: 8 frames
Frame synchronization signal detection, protection, and
insertion
Dual interpolation adopted in the interpolation circuit.
EFM data demodulation
Subcode demodulation
Zero-cross muting adopted
Servo command interface
2fs digital filter
Digital de-emphasis
Built-in independent left- and right-channel digital
attenuators (239 attenuation steps)
Supports the bilingual function
Left/right swap function
Built-in 1-bit D/A converter (third-order
noise
shaper, PWM output)
Built-in digital output circuit
CLV servo
Arbitrary track jumping (of up to 255 tracks)
Variable sled voltage (four levels)
Six extended I/O ports and 2 extended output ports
Built-in oscillator circuit using an external 16.9344 MHz
or 33.8688 MHz (for 4
playback) element
Supply voltage: 3.6 to 5.5 V (4.75 to 5.5 V for 4
playback mode)
Package Dimensions
unit: mm
3174-QFP80E
CMOS LSI
62096HA (OT) No. 5342-1/34
SANYO: QFP80E
[LC78631E]
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
Compact Disk Player DSP
LC78631E
Ordering number : EN 5342
No. 5342-2/34
LC78631E
Equivalent Circuit Block Diagram
No. 5342-3/34
LC78631E
Pin Assignment
Absolute Maximum Ratings
at Ta = 25C, V
SS
= 0 V
Allowable Operating Ranges
at Ta = 25C, V
SS
= 0 V
Parameter
Symbol
Conditions
Ratings
Unit
Maximum supply voltage
V
DD
max
0.3 to +7.0
V
Input voltage
V
IN
0.3 to V
DD
+ 0.3
V
Output voltage
V
OUT
0.3 to V
DD
+ 0.3
V
Allowable power dissipation
Pd max
470
mW
Operating temperature
Topr
30 to +75
C
Storage temperature
Tstg
40 to +125
C
Parameter
Symbol
Conditions
min
typ
max
Unit
V
DD
1
V
DD
, AV
DD
, XV
DD
, LV
DD
, RV
DD
3.6
5.0
5.5
V
Supply voltage
V
DD
2
V
DD
, AV
DD
, XV
DD
, LV
DD
, RV
DD
:
4.5
5.0
5.5
V
For variable-pitch playback
V
DD
3
V
DD
, AV
DD
, XV
DD
, LV
DD
, RV
DD
: For 4
playback
4.75
5.0
5.5
V
TEST1 to TEST5, TAI, HFL, TES, P0/DFCK, P1/DFIN,
Input high-level voltage
V
IH
1
P2, P3/DFLR, P4, P5, SBCK, RWC, COIN, CQCK,
0.7 V
DD
V
DD
V
RES, CS, X
IN
, DEFI
V
IH
2
EFMI
0.6 V
DD
V
DD
V
TEST1 to TEST5, TAI, HFL, TES, P0/DFCK, P1/DFIN,
Input low-level voltage
V
IL
1
P2, P3/DFLR, P4, P5, SBCK, RWC, COIN, CQCK
0
0.3 V
DD
V
RES, CS, X
IN
, DEFI
V
IL
2
EFMI
0
0.4 V
DD
V
Data setup time
t
SU
COIN, RWC: Figures 1 and 4
400
ns
t
PRS
RWC: Figure 4
100
ns
Data hold time
t
HD
COIN, RWC: Figures 1 and 4
400
ns
Continued on next page.
No. 5342-4/34
LC78631E
Continued from preceding page.
Parameter
Symbol
Conditions
min
typ
max
Unit
High-level clock pulse width
t
WH
SBCK, CQCK: Figures 1, 2, 3, and 4
400
ns
Low-level clock pulse width
t
WL
SBCK, CQCK: Figures 1, 2, 3, and 4
400
ns
Data read access time
t
RAC
SQOUT, PW: Figures 2, 3, and 4
0
400
ns
Command transfer time
t
RWC
RWC: Figures 1 and 4
1000
ns
Subcode Q read enable time
t
SQE
WRQ: Figure 2, with no RWC signal
11.2
ms
Subcode read cycle
t
SC
SFSY: Figure 3
136
s
Subcode read enable
t
SE
SFSY: Figure 3
400
ns
Port output delay time
t
PD
CONT1, CONT2, P0 to P5: Figure 5
1200
ns
Input level
V
EI
EFMI
1.0
Vp-p
V
XI
X
IN
: Capacitance coupled input
1.0
Vp-p
Parameter
Symbol
Conditions
min
typ
max
Unit
Current drain
I
DD
Normal-speed playback
30
mA
I
IH
1
EFMI, HFL, TES, SBCK, RWC, COIN, CQCK, RES,
5
A
Input high-level current
DEFI: V
IN
= 5 V
I
IH
2
TAI, TEST1 to TEST5, CS: V
IN
= 5 V
25
75
A
Input low-level current
I
IL
TAI, EFMI, HFL, TES, SBCK, RWC, COIN, CQCK, RES,
5
A
TEST1 to TEST5, CS, DEFI: V
IN
= 0 V
EFMO, CLV
+
, CLV
, V/P, PCK, FSEQ, TOFF, TGL,
V
OH
1
THLD, JP
+
, JP
, EMPH, EFLG, FSX, FAST:
4
V
I
OH
= 1 mA
MUTEL, MUTER, LRCKO, DFLRO, DACKO, P0/DFCK,
V
OH
2
P1/DFIN, P2, P3/DFLR, P4, P5, LRSY, CK2, ROMXA,
4
V
Output high-level voltage
C2F, SBSY, PW, SFSY, WRQ, SQOUT, 16M, 4.2M,
CONT1, CONT2: I
OH
= 0.5 mA
V
OH
3
VPDO: I
OH
= 1 mA
4.5
V
V
OH
4
DOUT: I
OH
= 12 mA
4.5
V
V
OH
5
LCHP, RCHP, LCHN, RCHN: I
OH
= 1 mA
3.0
4.5
V
EFMO, CLV
+
, CLV
, V/P, PCK, FSEQ, TOFF, TGL,
V
OL
1
THLD, JP
+
, JP
, EMPH, EFLG, FSX, FAST:
1
V
I
OL
= 1 mA
MUTEL, MUTER, LRCKO, DFLRO, DACKO, P0/DFCK,
V
OL
2
P1/DFIN, P2, P3/DFLR, P4, P5, LRSY, CK2, ROMXA,
0.4
V
Output low-level voltage
C2F, SBSY, PW, SFSY, WRQ, SQOUT, 16M, 4.2M,
CONT1, CONT2: I
OL
= 2 mA
V
OL
3
VPDO: I
OL
= 1 mA
0.5
V
V
OL
4
DOUT: I
OL
= 12 mA
0.5
V
V
OL
5
LCHP, RCHP, LCHN, RCHN: I
OL
= 1 mA
0.5
2.0
V
IOFF1
PDO1, PDO2, VPDO, P0/DFCK, P1/DFIN,
5
A
Output off leakage current
P2, P3/DFLR, P4, P5: V
OUT
= 5 V
I
OFF
2
PDO1, PDO2, VPDO, P0/DFCK, P1/DFIN,
5
A
P2, P3/DFLR, P4, P5: V
OUT
= 0 V
Charge pump output current
I
PDOH
PDO1, PDO2: R
ISET
= 68 k
96
80
64
A
I
PDOL
PDO1, PDO2: R
ISET
= 68 k
64
80
96
A
V
SLD
1
1.0
1.25
1.5
V
Sled output voltage
V
SLD
2
2.25
2.5
2.75
V
V
SLD
3
3.5
3.75
4.0
V
V
SLD
4
4.75
V
Note: Due to the structure of this IC, the identical voltage must be applied to all power-supply pins.
Electrical Characteristics
at Ta = 25C, V
DD
= 5 V, V
SS
= 0 V
No. 5342-5/34
LC78631E
D/A Converter Analog Characteristics
at Ta = 25C, V
DD
= 5 V, V
SS
= 0 V
Note: Measured in normal-speed playback mode in a Sanyo 1-bit D/A converter block reference circuit, with the digital attenuator set to EE (hexadecimal).
Figure 1 Command Input
Figure 2 Subcode Q Output
Figure 3 Subcode Output
Parameter
Symbol
Conditions
min
typ
max
Unit
Total harmonic distortion
THD + N
LCHP, LCHN, RCHP, RCHN; 1 kHz: 0 dB input,
0.006
%
using a 20-kHz low-pass filter (AD725D built in)
Dynamic range
DR
LCHP, LCHN, RCHP, RCHN; 1 kHz: 60 dB input, using
90
dB
the 20-kHz low-pass filter (A filter (AD725D built in))
Signal-to-noise ratio
S/N
LCHP, LCHN, RCHP, RCHN; 1 kHz: 0 dB input, using
98
100
dB
the 20-kHz low-pass filter (A filter (AD725D built in))
Crosstalk
CT
LCHP, LCHN, RCHP, RCHN; 1 kHz: 0 dB input,
96
98
dB
using a 20-kHz low-pass filter (AD725D built in)