ChipFind - документация

Электронный компонент: LC865512A

Скачать:  PDF   ZIP
91400 RM (IM) TW-1/19
Ver.1.02
12296
Preliminary
Overview
The LC865520A/16A/12A/08A/04A microcontrollers are 8-bit single chip microcontrollers with the following one-chip
functional blocks:
- CPU : Operable at a minimum bus cycle time of 0.5
s
(microsecond)
- On-chip ROM Maximum Capacity : 20K bytes
- On-chip RAM Capacity : 512 bytes (LC865520A/16A/12A/08A/04A)
- 16-bit timer /counter (or two 8-bit timers)
- 16-bit timer /PWM (or two 8-bit timers)
- 8-channel 8-bit AD converter
- Two 8-bit synchronous serial-interface circuits
- 13-source 10-vectored interrupt system80
All of the above functions are fabricated on a single chip.
Features
(1) Read-Only Memory (ROM)
: LC865520A
20480 8 bits
: LC865516A
16384 8 bits
: LC865512A
12288 8 bits
: LC865508A
8192 8 bits
: LC865504A
4096 8 bits
(2) Random Access Memory (RAM) : LC865520A/16A/12A/08A/04A 512 8 bits
(3) Bus Cycle Time/Instruction Cycle Time
The LC865520A/16A/12A/08A/04A are constructed to read ROM twice within one instruction cycle. It has 1.7
times more performance capability within the same instruction cycle compared to our 4-bit microcomputers
(LC66000 series).
Bus cycle time indicates the speed to read ROM.
Bus cycle time
Cycle time
Clock divider
System clock oscillation
Oscillation Frequency
Voltage
0.5
s
1
s
1/1
Ceramic resonator oscillation
6MHz
4.5V to 6.0V
2
s
4
s
1/2
Ceramic resonator oscillation
3MHz
2.5V to 6.0V
7.5
s
15
s
1/2
RC resonator oscillation
800kHz
2.5V to 6.0V
183
s
366
s
1/2
Crystal oscillation
32.768kHz
2.5V to 6.0V
8-Bit Single Chip Microcontroller with On-Chip
20/16/12/08/04K-Byte ROM and 512-Byte RAM
LC865520A/16A/12A/08A/04A
Ordering number : ENN*6697
CMOS IC
LC865520A/16A/12A/08A/04A
2/19
(4) Ports
- Input/output ports
: 3 ports (16 terminals : port 1,7,8)
Input/output programmable in a bit
- Maximum 15V withstand input/output port
: 2 ports (15 terminals)
Input/output port programmable in nibble units
: 1 port (8 terminals : port 0)
(When the N-channel open drain output is selected, the data in a bit can be inputted.)
Input/output port programmable in a bit
: 1 port (7 terminals : port 3)
- Input ports
: 2 ports (6 terminals : port 7,8)
(5) AD converter
- 8-channel 8-bit AD converter
(6) Serial-interface
- 1 channel 16-bit serial-interface (8-bit transmission available by program)
- 1 channel 8-bit serial-interface
LSB first/MSB first function available
- Internal 8-bit baud-rate generator in common with two serial-interface circuits
(7) Timer
- Timer 0
16-bit timer/counter
2-bit prescaler + 8-bit programmable prescaler
Mode 0 : Two 8-bit timers with programmable prescaler
Mode 1 : 8-bit timer with programmable prescaler + 8-bit counter
Mode 2 : 16-bit timer with programmable prescaler
Mode 3 : 16-bit counter
The resolution of Timer is t
CYC. (
t
CYC: cycle time)
- Timer 1
16-bit timer/PWM
Mode 0 : Two 8-bit timers
Mode 1 : 8-bit timer + 8-bit PWM
Mode 2 : 16-bit timer
Mode 3 : Variable-bit PWM (9-16bits)
In Mode 0 and Mode 1,the resolution of Timer and PWM is t
CYC.
In Mode 2 and Mode 3,the resolution of Timer and PWM selectable: t
CYC or 1/2
t
CYC by program.
- Base timer
Every 500ms overflow system for a clock application (using 32.768kHz crystal oscillation for Base timer clock)
Every 976
s, 3.9ms, 15.6ms, 62.5ms overflow system (using 32.768kHz crystal oscillation for Base timer clock)
The Base timer clock selectable; 32.768kHz crystal oscillation, System clock, and programmable prescaler output of
Timer 0
(8) Buzzer output
- The Buzzer sound frequency selectable; 4KHz, 2KHz (using 32.768kHz crystal oscillation for Base
timer clock)
(9) Remote-control receiver circuit (Shares with P73/INT3/T0IN terminal)
- Noise Rejection function (the time constant of noize rejection filter: 1t
CYC/16
t
CYC/64
t
CYC
)
(t
CYC: instruction cycle time
)
- Switch Polarity function
(10) Watchdog timer
- The watchdog timer is taken on RC outside
- Watchdog timer operation selectable: interrupt system, system reset
LC865520A/16A/12A/08A/04A
3/19
(11) Interrupt system
- 13-source 10-vectored interrupts :
1. External interrupt INT0 (include watchdog timer)
2. External interrupt INT1
3. External interrupt INT2, Timer/counter T0L (Lower 8-bit)
4. External interrupt INT3, Base timer
5. Timer/counter T0H (Upper 8-bit)
6. Timer T1L, Timer T1H
7. Serial-interface SIO0
8. Serial-interface SIO1
9. AD converter
10. Port 0
- Built-in Interrupt Priority control register
Microcomputer allows 3 levels of interrupt; low level, high level, and highest level of multiplex interrupt. It can
specify a low level or a high level interrupt priority from INT2/T0L through port 0
(i.e. the above interrupt number from three through ten). It can also specify a low level or the highest level interrupt
priority to INT0 and INT1.
(12) Subroutine stack levels
- 128 levels (Max.): Stack area included in RAM area
(13) Multiplication and division
16-bit 8-bit (7 instruction cycle times)
16-bit / 8-bit (7 instruction cycle times)
(14) 3 oscillation circuits
- On-chip RC oscillation circuit using for the system clock.
- On-chip CR oscillation circuit using for the system clock.
- On-chip crystal oscillation circuit using for the system clock and for time-base clock.
(15) Standby function
- HALT mode function
The HALT mode is used to reduce power dissipation. In this operation mode, program execution is stopped. This
operation mode can be released by interrupt request signals or the initial system reset request signal.
- HOLD mode function
The HOLD mode is used to freeze all the oscillations;
RC (internal), CR and Crystal oscillations. This mode can be released by the following operations.
Reset terminal ( RES ) set to Low level
P70/INT0/T0IN, P71/INT1/T0IN terminals set to assigned level (programmable)
Port 0 terminal/terminals set to Low level (programmable)
(16) Factory shipment
DIP42S, QFP48E delivery form
(17) Development support tools
Evaluation (EVA) chip
: LC866096
EPROM version
: LC86E5420
One time version
: LC86P5420
Emulator
: EVA-86000 + ECB867100 (Evaluation chip board) + POD865400 (POD)

Notice for use
1. Follow the under table.
Frequency range of the system clock
Voltage range
Clock Divider
Note
15kHz to 30kHz
1/1
Can not use 1/2 divider
30kHz to 6MHz
4.5V to 6.0V
1/1,1/2
15kHz to 30kHz
1/1
Can not use 1/2 divider
30kHz to 1.5MHz
1/1,1/2
1.5MHz to 3MHz
2.5V to 6.0V
1/2
Can not use 1/1 divider
4.5V to 6.0V
1/1,1/2
Internal RC oscillation
2.5V to 6.0V
1/2
Can not use 1/1 divider
LC865520A/16A/12A/08A/04A
4/19
Pin Assignment
Package Dimension
(unit : mm)
3025B









SANYO : DIP-42S(600mil)

Package Dimension
(unit : mm)
3156









SANYO : QIP-48E
*NC pin must not connect to anything.
LC865520A/16A/12A/08A/04A
5/19
System Block Diagram




















































Port 1
Port 0
Stack Pointer
RAM
RAR
PSW
ALU
C Register
Watch Dog Timer
Port 7
SIO1
SIO0
ACC
Bus Interface
Base Timer
PC
ROM
PLA
IR
CR
X'tal
RC
Cl
ock
G
e
n
e
rat
o
r
Interrupt Control
Stand-by Control
B Register
Port 8
Timer 0
Port 3
INT0-3
Noise Filter
ADC
Timer 1