ChipFind - документация

Электронный компонент: LapCoderUR5HCFJ8

Скачать:  PDF   ZIP
LapCoder
TM
UR5HCFJ8
Low-Power Keyboard
Encoder for Portable Systems
LapCoder is a trademark of Semtech Corporation.
All other trademarks belong to their respective
companies.
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
1
HID & SYSTEM MANAGEMENT PRODUCTS, KEYCODER
TM
FAMILY
DESCRIPTION
FEATURES
The LapCoder
TM
UR5HCFJ8 is a
versatile, low-power keyboard
encoder for portable systems. The
LapCoder
TM
provides two bi-
directional channels for
communication with a BIOS-
compatible system as well as any
optional keyboard-compatible
devices, such as a 101/102/104
desktop keyboard.
The LapCoder
TM
fully supports the
IBM standard keyboard
communication protocol; each key
press generates one of the scan
codes designated in the IBM
technical reference manuals. The
LapCoder
TM
handles the scanning,
debounce, and encoding of 82 keys
organized on an 8x16 matrix and
supports embedded numeric
keypad functions as well as
alternate scan codes for specific
keys, so that a keyboard with only
82 keys is able to emulate the
functionality of a 101/102/104
keyboard.
In addition to the system's keyboard
communication port the LapCoder
TM
provides a fully functional keyboard
input port that can be used by a
standard 82/101/102/104 keyboard
or another 8042-compatible device,
such as an external numeric
keypad, an OCR, or a bar-code
reader. Input from both the matrix
and the external device is
multiplexed and presented to the
system as if it were coming from a
single source.
The features of the LapCoder
TM
make it ideal for use in
PC / AT / PS/2 laptop/notebook
designs that utilize the Fujitsu
FKB7211, 7316, or 1406 low-profile,
full-travel membrane keyboard.
Laptop/notebook computers
Portable equipment
Industrial keyboards
Point of sale (POS) terminals
Public information kiosks
Implements all functions of a
101/102/104 keyboard with only
82-keys
Available in DIP, PLCC, and Quad
Flat (QFP) packages
Custom versions available in small
or large quantities
Interfaces the Fujitsu FKB7211,
7316, 1406, or other similar
laptop/notebook keyboards to a
BIOS-compatible systems
AT / PS/2-compatible
Interfaces an external keyboard /
keypad or other 8042-compatible
devices
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
_RESET
_IRQ
VX
NUMLK
R6
RP
KD
KC
EKC
EKD
CAPSLK
C0
C1
C2
C3
C4
C5
C6
C7
VSS
VCC
OSCIN
OSCOUT
EKC1
R7
SCRLLK
R5
R4
R3
R2
R1
R0
C8
C9
C10
C11
C12
C13
C14
C15
DIP
R6
RP
KD
KC
EKC
EKD
CAPSLK
C0
C1
C2
C3
NUMLK
VX
_IRQ
_RESET
NC
NC
VCC
OSCIN
OSCOUT
EKC1
R7
SCRLLK
R5
R4
R3
R2
R1
R0
C8
C9
C10
C11
C4
C5
C6
C7
NC
VSS
C15
C14
C13
C12
NC
QFP
R6
NUMLK
VX
VXA
_IRQ
_RESET
VCC
OSCIN
OSCOUT
EKC1
R7A
RP
KD
KC
EKC
EKD
CAPSLK
C0
C1
C2
C3
C4
R7
SCRLLK
R5
R4
R3
R2
R1
R0
C8
C9
C10
C4A
C5
C6
C7
VSS
NC
C15
C14
C13
C12
C11
40
1
6
7
12
17
18
23
28
29
34
39
PLCC
APPLICATIONS
PIN DESCRIPTIONS
FUNCTIONAL DIAGRAM
ORDERING CODE
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
2
Data Buffer
Interrupt Control
PC
Communication
Channel
EKC1
KC
KD
Keyboard Encoder
Mode Control
Status LEDs
Row Data Inputs
Column Select
Ouputs
NUMLK/CAPSLK/SCRLLK
3
8
16
C0-
C15
R0-
R7
Keyboard
FKB7211
FKB7211
FKB7211
FKB1406
FKB1406
FKB1406
FKB7316
FKB7316
FKB7316
Package options
40-pin Plastic DIP
44-pin, Plastic PLCC
44-pin, Plastic QFP
40-pin Plastic DIP
44-pin, Plastic PLCC
44-pin, Plastic QFP
40-pin Plastic DIP
44-pin, Plastic PLCC
44-pin, Plastic QFP
Pitch
2 54 mm
1.27 mm
0.8 mm
2 54 mm
1.27 mm
0.8 mm
2 54 mm
1.27 mm
0.8 mm
TA = -40C to
+85C
UR5HCFJ8-P
UR5HCFJ8-FN
UR5HCFJ8-FB
UR5HCFJ8-06-P
UR5HCFJ8-06-FN
UR5HCFJ8-06-FB
UR5HCFJ8-16-P
UR5HCFJ8-16-FN
UR5HCFJ8-16-FB
8042 Emulation
(External Keyboard)
Communication
Channel
EKC
EKD
FUNCTIONAL DESCRIPTION
PIN DEFINITIONS
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
3
The LapCoder
TM
consists
functionally of six major sections
(see Functional Diagram, previous
page). These are the Keyboard
Encoder, the Mode Control Unit, the
PC Communication Channel, the
Data Buffer, the Interrupt Control
and the 8042 Emulation Channel.
All sections communicate with each
other and operate concurrently.
Mnemonic DIP
PLCC
QFP
Type
Name and Function
VCC
40
44
38
I
Power supply: +5V
VSS
20
22
17
I
Ground
VX
3
4
43
I
Tie to Vcc
VXA
3
I
Tie to Vcc
RP
6
7
2
I
Reserved: Ties to Vcc
_RESET
1
1
41
I
Reset: Apply 0V for orderly start-up
OSCIN
39
43
37
I
Oscillator input
OSCOUT
38
42
36
O
Oscillator output
_IRQ
2
2
42
I
Interrupt line: Reserved for low-power
applications
KD
7
8
3
I/O
Keyboard data: Connects to PC
keyboard port clock line
KC
8
9
4
I/O
Keyboard clock: Connects to PC
keyboard port clock line
EKD
10
11
6
I/O
External keyboard data: Connects to
external keyboard data line
EKC
9
10
5
I/O
External keyboard clock: Connects
to external keyboard clock line
EKC1
37
41
35
External keyboard clock 1: Connects
to external keyboard clock line and is used
to generate an interrupt for every clock line
transition
R0-R5
29-34
32-37
27-32
I
Row data inputs
R6
5
6
1
I
R7
36
39
34
I
R7A
40
I
Tie to R7
C0-C4
12-16
13-17
8-12
O
Column select outputs: Selects 1 of
C5-C7
17-19
19-21
13-15
O
16 columns
C8-C11
28-25
31-28
26-23
O
C12-C15
24-21
37-24
21-18
O
C4A
18
O
Tie to C4
CAPSLK
11
12
7
O
Caps lock LED
NUMLK
4
5
44
O
Num lock LED
SCRLLK
35
38
33
O
Scroll lock LED
NC
23
16,22
No connects: These pins are unused.
39,40
Note: An underscore before a pin mnemonic denotes an active low signal.
KEYBOARD ENCODER
The LapCoder
TM
continuously scans
an 8 row by 16 column keyboard
matrix for a maximum of 128 keys.
Smaller-size keyboards are
supported, provided all unused row
lines are pulled to Vcc.
The IC selects 1 of the 16 column
lines (C0-C15) every 512 ms and
then reads the row data lines (R0-
R7). A key closure is detected as a
0 in the corresponding position of
the matrix. A complete scan cycle
for the entire keyboard takes
approximately 9.2 ms. Each key
found pressed is debounced for a
period of 20 ms. Once the key is
verified, the corresponding key
code(s) are loaded into the transmit
buffer of the PC communication
channel.
Switch Matrix Encoding
Each matrix location is programmed
to represent either a single key or a
key combination of the IBM
101/102/104 standard keyboard.
Scan Code Table Sets
The LapCoder
TM
supports all three
scan code table sets. Scan Code
Sets 1 and 2 are the default sets for
AT / PS/2 systems. Scan Code
Table Set 3 allows the user to
program individual key attributes
such as Make/Break and Typematic
or Single-Touch Action. For more
information, refer to the IBM
technical reference manuals.
KEYBOARD ENCODER (CONT'D)
MODE CONTROL
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
4
Embedded Numeric Keypad
The LapCoder
TM
implements an
embedded numeric keypad. The
Numeric Keypad Function is
invoked by pressing the Num Lock
Key.
FN Key
A special FN Key has been
implemented which has the
following effects while it is held
pressed.
For the FKB7211 only:
Function Key F1 becomes F11
Function Key F2 becomes F12
Ctrl Left Key becomes Ctrl Right
Alt Left Key becomes Alt Right
If Num Lock is set:
Embedded numeric keypad keys
become regular keys.
If Num Lock is not set:
Embedded numeric keypad keys
provide the same codes as a
numeric keypad when the Num
Lock is not set (Arrow Keys, PgUp,
PgDn, etc.)
Status LED indicators
The controller provides interfacing
for three LED shift status indicators.
All three pins are active low to
indicate the status of the host
system (Num Lock, Caps Lock and
Scroll Lock). They are set by the
system (AT / PS/2 protocol).
Operating modes are defined by the logic level of the mode pin in the mode
control unit.
N-Key Rollover
In this mode, the code(s) corresponding to each key press are transmitted
to the host system as soon as that key is debounced, independently of the
release of other keys. If a key is defined to be Typematic, the
corresponding code(s) are transmitted while that key is held pressed. When
the key is released, the corresponding break code(s) are then transmitted to
the host system. If the released key happens to be the most recently
pressed, then Typematic Action is terminated. There is no limitation to the
number of keys that can be held pressed at the same time. However, if two
or more key closures occur within a time interval of less than 5 ms, an error
flag is set and those closures are not processed. This protects against the
effects of accidental key presses.
"Ghost" Keys
In any scanned contact switch matrix, whenever three keys defining a
rectangle on the switch matrix are held pressed at the same time, a fourth
key positioned on the fourth corner of the rectangle is sensed as being
pressed. This is known as the "ghost" or "phantom" key problem. Although
the problem cannot be totally
eliminated without using external
hardware, there are methods to
neutralize its negative effects for most
practical applications. Keys that are
intended to be used in combinations or
are likely to be pressed at the same
time by a fast typist (i.e., keys located
in adjacent positions on the keyboard)
should be placed in the same row or
column of the matrix, whenever
possible. Shift keys (Shift, Alt, Ctrl)
should not reside in the same row (or
column) with any other keys.
The LapCoder
TM
has built-in mechanisms to detect the presence of "ghost"
keys.
Actual key presses
"Ghost"
Key
Figure 1: "Ghost" or "Phantom" Key
Problem
SPECIAL HANDLING
PC COMMUNICATION
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
5
The LapCoder
TM
implements all the
standard functions of
communication with a BIOS-
compatible PC/XT or AT / PS/2 host
system. Two lines, KC and KD,
provide bi-directional clock and
data signals. In addition, the
LapCoder
TM
supports all commands
from and to the system, as
described in the IBM technical
reference manuals.
The following table shows the
commands that the system may
send and their values in
hexadecimal.
Command
Hex Value
Set/Reset Status
ED
Indicators
Echo
EE
Invalid Command
EF
Select Alternate
F0
Scan Codes
Invalid Command
F1
Read ID
F2
Set Typematic
F3
Rate/Delay
Enable
F4
Default Disable
F5
Set Default
F6
Set All Keys
Typematic
F7
Make/Break
F8
Make
F9
Typematic/Make/Break
FA
Set Key Type
Typematic
FB
Make/Break
FC
Make
FD
Resend
FE
Reset
FF
Table 2: Keyboard Commands from the
System (AT / PS/2 protocol)
These commands are supported in
the AT / PS/2 protocol and can be
sent to the keyboard at any time.
The following table shows the
commands that the keyboard may
send to the system.
Command
Hex Value
Key Detection
00*
Error/Overrun
Keyboard ID
83AB
BAT Completion Code
AA
BAT Failure Code
FC
Echo
EE
Acknowledge (Ack)
FA
Resend
FE
Key Detection
Error/Overrun
FF**
*Code Sets 2 and 3
**Code Set 1
Table 3: Keyboard Commands to the
System (AT / PS/2 protocol)
8042 Emulation Channel
The LapCoder
TM
fully emulates a
system's keyboard port, available to
a standard 82/101/102/104 external
keyboard or other 8042-compatible
device. Communication with a
keyboard-compatible device is
accomplished by clock and data
lines via EKC and EKD pins,
respectively. A third pin, EKC1,
connects to the clock line and
interrupts the controller whenever
the external device initiates a
communication session. When
power is first applied, the controller
proceeds with the standard reset
sequence with the external device.
Data and commands initiated from
the external device are buffered in
the controller's FIFO along with data
from the scanned matrix, and then
are presented to the system as if
they were coming from a single
source. After they are
acknowledged, commands and
data from the system are
transmitted to the external device.
Hot Plug-Ins of External
Device
The LapCoder
TM
will detect the
presence of an external device.
If an external keyboard or other
device was not connected during
power-on and is connected at a
later time, the encoder will proceed
with the normal reset routine in
order to properly initialize the
external keyboard. After
communication has been
established, the encoder will
continue to check for the presence
of the external keyboard. While the
external device is connected, the
encoder does not enter the sleep
mode. If the device is
disconnected, the encoder
becomes aware of it. If a
subsequent connection takes
place, the controller reinitiates a
reset sequence. This unique
feature allows the user to connect
or disconnect an external device at
any time without resetting the
system.
Shift Status LEDs
Shift Status LEDs (Num Lock, Caps
Lock and Scroll Lock) indicate the
status of the system and are
controlled by commands sent from
the system. Set/Reset Status
Indicator commands from the
system will be executed both by the
external keyboard and the scanned
matrix. For example, if the user
presses the Caps Lock Key on
either keyboard, the Caps Lock
LED will be affected in both
keyboards. The LED status
indicators are properly set after
every new connection of an external
keyboard.
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
6
KEY MAP FOR FKB7211 (LAPCODERTM)
Columns (C0C13)
0
1
2
3
4
5
6
7
8
9
10
11
12
13
LCtrl*
Esc
Tab
Fn
LAlt*
Space
` (BkQt)
Insert
Delete
ArrLft
ArrDn
LShift
ArrRt
F1*
Z
X
C
. (per)
/
ArrUp
RShift
End
Pad .
Pad /
1
CapLk
V
B
N
M
, (com)
, (appos) Enter
PgDn
Pad 0
F2
A
S
D
F
J
K
L
;
PgUp
Pad 1
Pad 2
Pad 3
Pad +
2
3
4
T
Y
U
I
O
P
BkSpc
Pad 4
Pad 5
Pad 6
Pad -
F4
F5
F6
F7
F8
F9
F10
NumLk
ScrLk
PrtScr
F3
%
6
7
8
9
0
- (dash)
=
Pause
5
Pad 7
Pad 8
Pad 9
Pad *
Q
W
E
R
G
H
[
]
\
Home
Rows (R0R7)
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
7
KEYBOARD LAYOUTS (US ENGLISH)
110
Esc
112
F1
113
F2
114
F3
115
F4
116
F5
118
F7
119
F8
120
F9
121
F10
90
125
ScLk
124
PrSc
126
Brk
1
2
2
3
3
4
4
5
5
6
6
7
7
8
9
9
10
0
11
-
12
=
13
Home
80
Tab
16
Q
17
W
18
E
19
R
20
T
21
Y
22
23
I
24
0
25
P
26
27
[
28
\
]
29
PgUp
85
A
31
S
32
D
33
F
34
G
35
H
36
J
37
38
L
39
;
40
,
41
PgDn
86
Z
46
X
47
C
48
V
49
B
50
N
51
M
52
,
53
.
54
/
55
83
End
81
FN
Alt
60
,
1
Ins
75
Del
76
79
84
89
61
43
Enter
BkSp
15
Shift
57
CpsLck
30
Shift
44
58
Ctrl
SPACE
117
F6
NmLk
8
U
K
Depending on the status of the Num Lock and the FN Key, the LapCoder
TM
implements one of four keyboard
layouts. (Key numbering of a standard 101/102/104 keyboard is shown.)
Layout A (Default layout)
110
Esc
112
F1
113
F2
114
F3
115
F4
116
F5
118
F7
119
F8
120
F9
121
F10
90
125
ScLk
124
PrSc
126
Brk
1
2
2
3
3
4
4
5
5
6
6
7
7
8
9
9
10
0
11
-
12
=
13
Home
80
Tab
16
Q
17
W
18
E
19
R
20
T
21
Y
22
23
I
24
0
25
P
26
27
[
28
\
]
29
PgUp
85
A
31
S
32
D
33
F
34
G
35
H
36
J
37
38
L
39
;
40
,
41
PgDn
86
Z
46
X
47
C
48
V
49
B
50
N
51
M
52
,
53
.
54
/
55
83
End
81
FN
Alt
60
,
1
Ins
75
Del
76
79
84
89
61
43
Enter
BkSp
15
Shift
57
CpsLck
30
Shift
44
58
Ctrl
SPACE
117
F6
NmLk
8
U
K
Layout B (Num Lock is set)
110
Esc
112
F1
113
F2
114
F3
115
F4
116
F5
118
F7
119
F8
120
F9
121
F10
90
125
ScLk
124
PrSc
126
Brk
1
2
2
3
3
4
4
5
5
6
6
7
7
91
96
9
101
*
100
-
12
=
13
Home
80
Tab
16
Q
17
W
18
E
19
R
20
T
21
Y
22
92
5
97
102
-
105
27
[
28
\
]
29
PgUp
85
A
31
S
32
D
33
F
34
G
35
H
36
1
93
98
3
103
+
106
,
41
PgDn
86
Z
46
X
47
C
48
V
49
B
50
N
51
0
99
,
53
.
104
/
95
83
End
81
FN
Alt
60
,
1
Ins
75
Del
76
79
84
89
61
43
Enter
BkSp
15
Shift
57
CpsLck
30
Shift
44
58
Ctrl
SPACE
117
F6
NmLk
8
4
6
2
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
8
KEYBOARD LAYOUTS (US ENGLISH)
Depending on the status of the Num Lock and the FN Key, the LapCoder
TM
implements one of four keyboard
layouts. (Key numbering of a standard 101/102/104 keyboard is shown.)
Layout C (FN key pressed)
110
Esc
122
F11
123
F12
114
F3
115
F4
116
F5
118
F7
119
F8
120
F9
121
F10
90
125
ScLk
124
PrSc
126
Brk
1
2
2
3
3
4
4
5
5
6
6
7
Home
91
96
PgUp
101
*
100
-
12
=
13
Home
80
Tab
16
Q
17
W
18
E
19
R
20
T
21
Y
22
92
5
97
102
-
105
27
[
28
\
]
29
PgUp
85
A
31
S
32
D
33
F
34
G
35
H
36
End
93
98
PgDn
103
+
106
,
41
PgDn
86
Z
46
X
47
C
48
V
49
B
50
N
51
Ins
99
,
53
Del
104
/
95
83
End
81
FN
Alt
62
,
1
Ins
75
Del
76
79
84
89
61
43
Enter
BkSp
15
Shift
2
CpsLck
30
Shift
44
64
Ctrl
SPACE
117
F6
NmLk
Layout D (Num Lock set and FN key pressed)
110
Esc
122
F1
123
F2
114
F3
115
F4
116
F5
118
F7
119
F8
120
F9
121
F10
90
125
ScLk
124
PrSc
126
Brk
1
2
2
3
3
4
4
5
5
6
6
7
7
8
9
9
10
0
11
-
12
=
13
Home
80
Tab
16
Q
17
W
18
E
19
R
20
T
21
Y
22
23
I
24
0
25
P
26
27
[
28
\
]
29
PgUp
85
A
31
S
32
D
33
F
34
G
35
H
36
J
37
38
L
39
;
40
,
41
PgDn
86
Z
46
X
47
C
48
V
49
B
50
N
51
M
52
,
53
.
54
/
55
83
End
81
FN
Alt
62
,
1
Ins
75
Del
76
79
84
89
61
43
Enter
BkSp
15
Shift
57
CpsLck
30
Shift
44
64
Ctrl
SPACE
117
F6
NmLk
8
U
K
IMPLEMENTATION NOTES FOR THE LAPCODERTM
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
9
The following notes pertain to the suggested schematics found on the next
pages.
The built-in oscillator on the LapCoder
TM
requires the attachment of a 4.00
MHz ceramic resonators with built-in load capacitors. You can use either
an AVX part number PBRC-4.00 BR; or a Murata part number
CSTCC4.00MG ceramic resonator.
It may also be possible to operate with the 4.00 MHz crystal, albeit with
reduced performance. Due to their high Q, the crystal oscillator circuits
start-up slowly. Since the LapCoder
TM
constantly switches the clock on and
off, it is important that the ceramic resonator is used (it starts up more
quickly than the crystal). Resonators are also less expensive than crystals.
Also, if crystal is attached, two load capacitors (33pF to 47pF) should be
added, a capacitor between each side of the crystal and ground.
In either case, using a ceramic resonator with built-in load capacitors, or
crystal with external load capacitors, a feedback resistor of 1 MegaOhm
should be connected between OSCin and OSCout.
Troubleshoot the circuit by looking at the output pin of the oscillator. If the
voltage it half-way between supply and ground (while the oscillator should
be running), the problem is with the load caps / crystal. If the voltage it all
the way at supply or ground (while the oscillator should be running), there
are shorts on the PCB.
Note: when the oscillator is intentionally turned OFF, the voltage on the
output pin of the oscillator is high (at the supply rail).
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
10
SUGGESTED INTERFACING FOR THE LAPCODER
TM
UR5HCFJ8-FN
TELCOM
8
X
22K
Bypass
EKBDATA
EKBCLK
KBCLK
KBDATA
UR5HCFJ8-06-FN
UR5HCFJ8-16-FN
MURATA
CSTCR4M00G53A-R0
To C
o
lu
m
n
s
To
Rows
Switch
Matrix
Vcc
Vcc
Vcc
Vcc
Vcc
R7
4.7K
R6
4.7K
R5
2K
R4
2K
R1
330
R2
330
R3
330
+
C2
10F
U2
UR5H
C
F
J
8
-
F
N
1
41
11
10
2
9
8
43
42
5
12
24
25
26
27
28
29
30
31
21
20
19
17
16
15
14
13
39
6
37
36
35
34
33
32
44
22
4 3
18
23
38
40
7
RESET
EKC1
EKD
EKC
IRQ
KC
KD
OSCIN
OSCOUT
NUMLK
CAPSLK
C15
C14
C13
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
C0
R7
R6
R5
R4
R3
R2
R1
R0
VCC
VSS
VX VXA
C4A
NC
SCRLLK
R7A
RP
R8
1M
C1
0.1F
C3
47pF
C4
47pF
C5
47pF
D1
NL
C6
47pF
D3
SL
U1
TC54VC4302ECB
1
2
3
5
D2
CL
Y1
4.00MHz
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
11
MECHANICALS FOR THE UR5HCFJ8-P
40 21
1 20
B
A
Seating
Plane
N
K
D
F
G
H
C
L
J
M
Notes:
1. Positional tolerance of leads (D) shall be
within 0.25 mm (0.010) at maximum material
condition, in relation to the seating plane and
each other.
2. Diminsion L is to the center of the leads when
the leads are formed parallel.
3. Dimension B does not include mold flash.

B
C
D
F
G
H
J
K
L
M
N
13.72 14.22 0.540 0.560
3.94 5.08
0.155 0.200
0.36
0.56 0.014 0.022
1.02
1.52 0.040 0.060
2.54 BSC 0.100 BSC
2.16
0.085
0.20
0.008
2.92
0.015
15
0
15
0.51
1.02 0.020 0.040
MIN
MAX
MIN
MAX
MILLIMETERS
INCHES
DIM
0
0
0
A
51.69 52.45 2.035 2.065
0.38
0.015
0.135
3.43
15.24 BSC 0.600 BSC
0
1.65
0.065
0
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
12
MECHANICALS FOR THE UR5HCFJ8-FN
W
Y BRK
D
D
V
N
M
L
1
(Note 1) 44
44
Leads
PLCC
P
+
+
Z
G
G1
C
A
R
E
J
44
(Note 1)
Detail S
G1
X
Note 1
U
Z1
B
A
B
C
E
F
G
H
J
K
R
U
V
W
X
Y
Z
G1
K1
Z1
17.40 17.65 0.685 0.695
17.40 17.65 0.685 0.695
4.20
4.57 0.165 0.180
2.29
2.79 0.090 0.110
0.33
0.48 0.013 0.019
1.27 BSC 0.050 BSC
0.66 0.81
0.026 0.032
0.51
-
0.020
-
0.64
-
0.025
-
16.51 16.66 0.650 0.656
16.51 16.66 0.650 0.656
1.07
1.21 0.042 0.048
-
0.50
-
0.020
2
10
2
10
15.50 16.00 0.610 0.630
1.02
-
0.040
-
2
10
2
10
MIN
MAX
MIN
MAX
MILLIMETERS
INCHES
1.07
1.21 0.042 0.048
1.07
1.42 0.042 0.056
DIM
0
0
0
0
0
0
0
K1
K
F
H
0.18 (0.007)
0.18 (0.007)
T
T
-
L
S
M
S
N
S
P
S
L
S
M
S
N
S
P
S
0.18 (0.007)
0.18 (0.007)
T
T
-
L
S
M
S
N
S
P
S
L
S
M
S
N
S
P
S
0.18 (0.007)
T
L
S
M
S
N
S
P
S
0.18 (0.007)
T
L
S
M
S
N
S
P
S
0.18 (0.007)
T
-
L
S
M
S
N
S
P
S
0.25 (0.010)
T
-
L
S
M
S
N
S
P
S
Seating Plane
T
0.010 (0.004)
0.18 (0.007)
T
-
L
S
M
S
N
S
P
S
Notes:
1. Due to space limitation, the chip
is represented by a general (smaller)
case outline drawing rather than
showing all 44 leads.
2. Datums L, M, N, and P determine where
the top of the lead shoulder exits plastic
body at mold parting line
3. DIM G1, true position to be measured
at Datum T, Seating Plane
4. DIM R and U do not include mold
protusion. Allowable mold protusion is
0.25 (0.010) per side.
5. Dimensioning and tolerancing per Ansi
Y14.5M, 1982
6. Controlling dimension: Inch

Detail S
M
M
M
M
0.25 (0.010)
T
-
L
S
M
S
N
S
P
S
-
-
-
-
M
-
-
-
M
-
M
-
-
M
-
-
-
View D-D
M
-
M
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
13
MECHANICALS FOR THE UR5HCFJ8-FB
Detail A
M
Q
W
K
X
T
R
C
Datum
Plane
Detail C
L
B
A
L
B
V
D
A
S
C
E
G
M
M
H
Seating
Plane
H
Datum
Plane
A,B,D
0.20 (0.008)
C A-B
S
D
S
M
0.05 (0.002) A-B
0.20 (0.008)
H A-B
S
D
S
M
0.20 (0.008)
H
A-B
S
D
S
M
0.20 (0.008)
C
A-B
S
D
S
M
0.05 (0.002)
A-B
0.01 (0.004)
B
C
D
E
F
G
H
J
K
L
M
N
Q
R
S
T
U
V
X
9.90
10.10 0.390 0.398
2.10
2.45
0.083 0.096
0.30
0.45 0.012 0.018
2.00
2.10 0.079 0.083
0.30
0.40 0.012 0.016
0.80 BSC 0.031 BSC
0.25
0.010
0.13
-
0.005
0.65
-
0.026
-
5
10
5
10
0.13
0.17 0.005 0.007
13.45
0.530
0.13
0.005
0
0
0.510
0.40
0.016
MIN
MAX
MIN
MAX
MILLIMETERS
INCHES
0
7
0
7
0.13
.30
0.005 0.012
DIM
0
0
0
0
0
0
0
J
N
F
Base Metal
D
0.20 (0.008)
C A-B
S
D
S
M
Section B-B
A
9.90
10.10 0.390 0.398
0.23
0.009
0.037
0.95
8.00 REF 0.315 REF
12.95
0.510
0
0
0
W
12.95
1.6 REF
13.45
0.530
0.063 REF
Notes
1. Dimensioning and tolerancing per Ansi
Y14.5-M, 1982
2. Controlling dimension: Millimeter
3. Datum Plane "H" is located at the
bottom of the lead and is coincident
with the lead where the lead exits
the plastic body at the bottom of the
parting line.
4. Datums -A-, -B-, and -D- to be determined
at Datum Plane -H-.
5. Dimensions S and V to be determined
at seating plane -C-.
6. Dimensions A and B do not include
Mold protusion. Allowable protusion
is 0.25 (0.010) per side. Dimensions
A and B do include mold mismatch
and are determined at Datum Plane -H-.
7. Dimension D does not include Danbar
protrusion. Allowable Danbar
protrusion is 0.08 (0.003) total in
excess of the D dimension
at Maximum Material Condition.
Danbar cannot be located on the
lower radius or the foot.
-
-
-
-
-
B
Detail A
Detail C
1
12
22
11
34
44
33
23
H
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
14
ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings
Ratings
Symbol
Value
Unit
Supply voltage
V
DD
-0.3 to +7.0
V
Input voltage
V
IN
Vss -0.3 to V
DD
+0.3
V
Current drain per pin
I
25
mA
(not including Vss or Vdd)
Operating temperature
TA
T low to T high
C
UR5HCFJ8-XX
-40 to +85
Storage temperature range
T
STG
-65 to +150
C
Thermal Characteristics
Characteristic
Symbol
Value
Unit
Thermal resistance
Plastic DIP
T
JA
60
C per W
Plastic PLCC
T
JA
70
C per W
DC Electrical Characteristics (V
DD
=5.0 V
DC
+/-10%, V
SS
=0 V
DC
, Temperature range=T low to T high unless otherwise noted)
Characteristic
Symbol
Min
Typ
Max
Unit
Output voltage (I load<10A)
V
OL
0.1
V
V
OH
V
DD
0.1
Output high voltage (I load=0.8mA)
V
OH
V
DD
0.8
V
Output low voltage (I load=1.6mA)
V
OL
0.4
V
Input high voltage
V
IH
0.7xV
DD
V
DD
V
Input low voltage
V
IL
Vss
0.2xV
DD
V
User mode current
I
PP
5
10
mA
Data retention mode (0 to 70C)
V
RM
2.0
V
Supply current* (Run)
I
DD
4.7
7.0
mA
I/O Ports hi-Z leakage current
I
IL
+/-10
A
Input current
I
IN
+/- 1
A
I/O port capacitance
C
IO
8
12
pF
*In a typical application circuit, including external A/D.
Control Timing (V
DD
=5.0 V
DC
+/-10%, V
SS
=0 V
DC
, Temperature range=T low to T high unless otherwise noted)
Characteristic
Symbol
Min
Max
Unit
Frequency of operation
Crystal option
f
OSC
4.0
MHz
External clock option
f
OSC
dc
4.0
MHz
Internal operating frequency
Crystal (
FOSC
/2)
f
OP
2.0
MHz
External clock option (
FOSC
/2)
f
OP
dc
2.0
MHz
Cycle time
t
CYC
1000
ns
Crystal oscillator startup time
toxov
100
ms
Stop recovery startup time
ti
LCH
100
ms
Reset pulse width
t
RL
8
tcyc
Interrupt pulse width low
t
LIH
125
ns
Interrupt pulse period
ti
LIL
*
tcyc
Oscillator input (OSCIN) pulse width
t
OH
,
TOL
90
ns
*The minimum period ti
LIL
should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 tcyc.
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
15
This Page Left Intentionally Blank
Copyright 1997-2001 Semtech Corporation
DOC5-FJ8-DS-109
www.semtech.com
16
For sales information
and product literature,
contact:
HID & System Mgmt Division
Semtech Corporation
652 Mitchell Road
Newbury Park, CA 91320
hidinfo@semtech.com
http://www.semtech.com/
805 498 2111 Telephone
805 498 3804 Telefax
Semtech Western Regional Sales
805-498-2111 Telephone
805-498-3804 Telefax
Semtech Central Regional Sales
972-437-0380 Telephone
972-437-0381 Telefax
Semtech Eastern Regional Sales
203-964-1766 Telephone
203-964-1755 Telefax
Semtech Asia-Pacific Sales Office
+886-2-2748-3380 Telephone
+886-2-2748-3390 Telefax
Semtech Japan Sales Office
+81-45-948-5925 Telephone
+81-45-948-5930 Telefax
Semtech Korea Sales Sales
+82-2-527-4377 Telephone
+82-2-527-4376 Telefax
Northern European Sales Office
+44 (0)2380-769008 Telephone
+44 (0)2380-768612 Telefax
Southern European Sales Office
+33 (0)1 69-28-22-00 Telephone
+33 (0)1 69-28-12-98 Telefax
Central European Sales Office
+49 (0)8161 140 123 Telephone
+49 (0)8161 140 124 Telefax
Copyright 1997-2001 Semtech Corporation. All rights reserved.
KeyCoder, LapCoder, and Self-Power Management are trademarks
of Semtech Corporation. Semtech is a registered trademark of
Semtech Corporation. All other trademarks belong to their
respective companies.
INTELLECTUAL PROPERTY DISCLAIMER
This specification is provided "as is" with no warranties whatsoever
including any warranty of merchantability, fitness for any particular
purpose, or any warranty otherwise arising out of any proposal,
specification or sample. A license is hereby granted to reproduce
and distribute this specification for internal use only. No other
license, expressed or implied to any other intellectual property
rights is granted or intended hereby. Authors of this specification
disclaim any liability, including liability for infringement of proprietary
rights, relating to the implementation of information in this
specification. Authors of this specification also do not warrant or
represent that such implementation(s) will not infringe such rights.