Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
1
e
c
i
v
e
D
s
e
il
p
p
u
S
r
e
w
o
P
2
3
2
-
S
R
s
r
e
v
i
r
D
2
3
2
-
S
R
s
r
e
v
i
e
c
e
R
l
a
n
r
e
t
x
E
s
t
n
e
n
o
p
m
o
C
e
n
il
n
O
-
o
t
u
A
y
r
t
i
u
c
r
i
C
e
t
a
t
S
-
3
L
T
T
f
o
.
o
N
s
n
i
P
H
3
2
2
3
P
S
V
5
.
5
+
o
t
V
0
.
3
+
2
2
s
r
o
t
i
c
a
p
a
c
4
S
E
Y
S
E
Y
0
2
H
3
4
2
3
P
S
V
5
.
5
+
o
t
V
0
.
3
+
3
5
s
r
o
t
i
c
a
p
a
c
4
S
E
Y
S
E
Y
8
2
SP3223H/3243H
High Speed Intelligent +3.0V to +5.5V
RS-232 Transceivers
The SP3223H and 3243H products are RS-232 transceiver solutions intended for portable or
hand-held applications such as notebook and palmtop computers. The "H" series is based on
Sipex's SP3223/3243 series and has been enhanced for high speed. The data rate is
improved to 460Kbps, easily meeting the demands of high speed RS-232 applications. The
SP3223H and 3243H use an internal high-efficiency, charge-pump power supply that requires
only 0.1
F capacitors in 3.3V operation. This charge pump and Sipex's driver architecture
allow the SP3223H/3243H series to deliver compliant RS-232 performance from a single power
supply ranging from +3.3V to +5.0V. The SP3223H is a 2-driver/2-receiver device, and the
SP3243H is a 3-driver/5-receiver device, ideal for laptop/notebook computer and PDA
applications. The SP3243H includes one complementary receiver that remains alert to
monitor an external device's Ring Indicate signal while the device is shutdown.
The
Auto-Online feature allows the device to automatically "wake-up" during a shutdown
state when an RS-232 cable is connected and a connected peripheral is turned on. Otherwise,
the device automatically shuts itself down drawing less than 1
A.
Meets true EIA/TIA-232-F Standards
from a +3.0V to +5.5V power supply
Interoperable with EIA/TIA-232 and
adheres to EIA/TIA-562 down to a +2.7V
power source
Auto-Online
TM
circuitry automatically
wakes up from a 1
A shutdown
Regulated Charge Pump Yields Stable
RS-232 Outputs Regardless of V
CC
Variations
ESD Specifications:
+2kV Human Body Model
460 Kbps minimum transmission rate
Ideal for High Speed RS-232 Applications
DESCRIPTION
SELECTION TABLE
Applicable U.S. Patents - 5,306,954; and other patents pending.
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
2
R
E
T
E
M
A
R
A
P
.
N
I
M
.
P
Y
T
.
X
A
M
S
T
I
N
U
S
N
O
I
T
I
D
N
O
C
S
C
I
T
S
I
R
E
T
C
A
R
A
H
C
C
D
,
t
n
e
r
r
u
C
y
l
p
p
u
S
e
n
il
n
O
-
o
t
u
A
0
.
1
0
1
A
,
D
N
G
=
E
N
I
L
N
O
,
n
e
p
o
N
I
x
R
ll
A
V
=
N
W
O
D
T
U
H
S
C
C
,
V
C
C
T
,
V
3
.
3
+
=
B
M
A
C
5
2
+
=
n
w
o
d
t
u
h
S
,
t
n
e
r
r
u
C
y
l
p
p
u
S
0
.
1
0
1
A
,
D
N
G
=
N
W
O
D
T
U
H
S
V
C
C
T
,
V
3
.
3
+
=
B
M
A
C
5
2
+
=
,
t
n
e
r
r
u
C
y
l
p
p
u
S
e
n
il
n
O
-
o
t
u
A
d
e
l
b
a
s
i
D
3
.
0
0
.
1
A
m
V
=
N
W
O
D
T
U
H
S
=
E
N
I
L
N
O
C
C
,
V
,
d
a
o
l
o
n
C
C
T
,
V
3
.
3
+
=
B
M
A
C
5
2
+
=
S
T
U
P
T
U
O
R
E
V
I
E
C
E
R
D
N
A
S
T
U
P
N
I
C
I
G
O
L
d
l
o
h
s
e
r
h
T
c
i
g
o
L
t
u
p
n
I
W
O
L
H
G
I
H
0
.
2
8
.
0
V
V
C
C
,
N
I
x
T
,
V
0
.
5
+
r
o
V
3
.
3
+
=
(
N
E
H
3
2
2
3
P
S
,
E
N
I
L
N
O
,
)
N
W
O
D
T
U
H
S
t
n
e
r
r
u
C
e
g
a
k
a
e
L
t
u
p
n
I
+
1
0
.
0
+ 0
.
1
A
,
N
W
O
D
T
U
H
S
,
E
N
I
L
N
O
,
N
E
,
N
I
x
T
T
B
M
A
C
5
2
+
=
t
n
e
r
r
u
C
e
g
a
k
a
e
L
t
u
p
t
u
O
+
5
0
.
0
+ 0
1
A
d
e
l
b
a
s
i
d
s
r
e
v
i
e
c
e
R
W
O
L
e
g
a
t
l
o
V
t
u
p
t
u
O
4
.
0
V
I
T
U
O
A
m
6
.
1
=
H
G
I
H
e
g
a
t
l
o
V
t
u
p
t
u
O
V
C
C
6
.
0
-
V
C
C
1
.
0
-
V
I
T
U
O
A
m
0
.
1
-
=
NOTE 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.
ABSOLUTE MAXIMUM RATINGS
These are stress ratings only and functional operation
of the device at these ratings or any other above those
indicated in the operation sections of the specifications
below is not implied. Exposure to absolute maximum
rating conditions for extended periods of time may
affect reliability and cause permanent damage to the
device.
V
CC
.......................................................-0.3V to +6.0V
V+ (NOTE 1).......................................-0.3V to +7.0V
V- (NOTE 1)........................................+0.3V to -7.0V
V+ + |V-| (NOTE 1)...........................................+13V
I
CC
(DC V
CC
or GND current).........................+100mA
Input Voltages
TxIN, ONLINE,
SHUTDOWN, EN (SP3223H).................-0.3V to +6.0V
RxIN...................................................................+15V
Output Voltages
TxOUT...............................................................+15V
RxOUT, STATUS.......................-0.3V to (V
CC
+ 0.3V)
Short-Circuit Duration
TxOUT.....................................................Continuous
Storage Temperature......................-65
C to +150
C
Unless otherwise noted, the following specifications apply for V
CC
= +3.0V to +5.5V with T
AMB
= T
MIN
to T
MAX
.
Typical values apply at V
CC
= +3.3V or +5.0V and T
AMB
= 25
C.
SPECIFICATIONS
Power Dissipation per package
20-pin PDIP (derate 16.0mW/
o
C above+70
o
C).....1300mW
20-pin SSOP (derate 9.25mW/
o
C above +70
o
C)....750mW
20-pin TSSOP (derate 11.1mW/
o
C above +70
o
C)..900mW
28-pin SOIC (derate 12.7mW/
o
C above +70
o
C)....1000mW
28-pin SSOP (derate 11.2mW/
o
C above +70
o
C).....900mW
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
3
R
E
T
E
M
A
R
A
P
.
N
I
M
.
P
Y
T
.
X
A
M
S
T
I
N
U
S
N
O
I
T
I
D
N
O
C
S
T
U
P
T
U
O
R
E
V
I
R
D
g
n
i
w
S
e
g
a
t
l
o
V
t
u
p
t
u
O
+ 0
.
5
+ 4
.
5
V
K
3
h
t
i
w
d
e
d
a
o
l
s
t
u
p
t
u
o
r
e
v
i
r
d
ll
A
T
,
D
N
G
o
t
B
M
A
C
5
2
+
=
e
c
n
a
t
s
i
s
e
R
t
u
p
t
u
O
0
0
3
V
C
C
V
,
V
0
=
-
V
=
+
V
=
T
U
O
V
2
=
t
n
e
r
r
u
C
t
i
u
c
r
i
C
-
t
r
o
h
S
t
u
p
t
u
O
+ 5
3
+ 0
7
+ 0
6
+
0
0
1
A
m
V
T
U
O
V
0
=
V
T
U
O
=
V
5
1
t
n
e
r
r
u
C
e
g
a
k
a
e
L
t
u
p
t
u
O
5
2
A
V
C
C
,
V
5
.
5
o
t
V
0
.
3
r
o
V
0
=
V
T
U
O
= +
d
e
l
b
a
s
i
d
s
r
e
v
i
r
D
,
V
2
1
S
T
U
P
N
I
R
E
V
I
E
C
E
R
e
g
n
a
R
e
g
a
t
l
o
V
t
u
p
n
I
5
1
-
5
1
V
W
O
L
d
l
o
h
s
e
r
h
T
t
u
p
n
I
6
.
0
2
.
1
V
V
C
C
V
3
.
3
=
W
O
L
d
l
o
h
s
e
r
h
T
t
u
p
n
I
8
.
0
5
.
1
V
V
C
C
V
0
.
5
=
H
G
I
H
d
l
o
h
s
e
r
h
T
t
u
p
n
I
5
.
1
4
.
2
V
V
C
C
V
3
.
3
=
H
G
I
H
d
l
o
h
s
e
r
h
T
t
u
p
n
I
8
.
1
4
.
2
V
V
C
C
V
0
.
5
=
s
i
s
e
r
e
t
s
y
H
t
u
p
n
I
3
.
0
V
e
c
n
a
t
s
i
s
e
R
t
u
p
n
I
3
5
7
k
e
n
i
l
n
O
-
o
t
u
A
V
=
N
W
O
D
T
U
H
S
,
D
N
G
=
E
N
I
L
N
O
(
S
C
I
T
S
I
R
E
T
C
A
R
A
H
C
Y
R
T
I
U
C
R
I
C
C
C
)
W
O
L
e
g
a
t
l
o
V
t
u
p
t
u
O
S
U
T
A
T
S
4
.
0
V
I
T
U
O
A
m
6
.
1
=
H
G
I
H
e
g
a
t
l
o
V
t
u
p
t
u
O
S
U
T
A
T
S
V
C
C
6
.
0
-
V
I
T
U
O
A
m
0
.
1
-
=
s
r
e
v
i
r
D
o
t
d
l
o
h
s
e
r
h
T
r
e
v
i
e
c
e
R
t
(
d
e
l
b
a
n
E
E
N
I
L
N
O
)
0
0
2
S
5
1
e
r
u
g
i
F
e
v
i
t
a
g
e
N
r
o
e
v
i
t
i
s
o
P
r
e
v
i
e
c
e
R
H
G
I
H
S
U
T
A
T
S
o
t
d
l
o
h
s
e
r
h
T
t
(
H
S
T
S
)
5
.
0
S
5
1
e
r
u
g
i
F
e
v
i
t
a
g
e
N
r
o
e
v
i
t
i
s
o
P
r
e
v
i
e
c
e
R
W
O
L
S
U
T
A
T
S
o
t
d
l
o
h
s
e
r
h
T
t
(
L
S
T
S
)
0
2
S
5
1
e
r
u
g
i
F
Unless otherwise noted, the following specifications apply for V
CC
= +3.0V to +5.5V with T
AMB
= T
MIN
to T
MAX
.
Typical values apply at V
CC
= +3.3V or +5.0V and T
AMB
= 25
C.
SPECIFICATIONS (continued)
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
4
SPECIFICATIONS (continued)
Unless otherwise noted, the following specifications apply for V
CC
= +3.0V to +5.5V with T
AMB
= T
MIN
to T
MAX
.
Typical values apply at V
CC
= +3.3V or +5.0V and T
AMB
= 25
C.
Figure 1. Transmitter Output Voltage VS. Load
Capacitance for the SP3223H
Figure 2. Slew Rate VS. Load Capacitance for the
SP3223H
TYPICAL PERFORMANCE CHARACTERISTICS
Unless otherwise noted, the following performance characteristics apply for V
CC
= +3.3V, 235Kbps data rate, all drivers
loaded with 3k
, 0.1F charge pump capacitors, and T
AMB
= +25
C.
6
4
2
0
-2
-4
-6
T
ransmitter Output
V
olta
g
e
[V]
Load Capacitance [pF]
Vout+
Vout-
500
1000
1500
0
14
12
10
8
6
4
2
0
Sle
w Rate [V/
s]
Load Capacitance [pF]
+Slew
-Slew
0
500
1000
1500
2000
R
E
T
E
M
A
R
A
P
.
N
I
M
.
P
Y
T
.
X
A
M
S
T
I
N
U
S
N
O
I
T
I
D
N
O
C
S
C
I
T
S
I
R
E
T
C
A
R
A
H
C
G
N
I
M
I
T
e
t
a
R
a
t
a
D
m
u
m
i
x
a
M
0
6
4
s
p
b
K
R
L
K
3
=
C
,
L
e
v
i
t
c
a
r
e
v
i
r
d
e
n
o
,
F
p
0
0
0
1
=
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
r
e
v
i
e
c
e
R
t
L
H
P
t
H
L
P
3
.
0
3
.
0
s
C
,
t
u
p
t
u
o
r
e
v
i
e
c
e
R
o
t
t
u
p
n
i
r
e
v
i
e
c
e
R
L
F
p
0
5
1
=
e
m
i
T
e
l
b
a
n
E
t
u
p
t
u
O
r
e
v
i
e
c
e
R
0
0
2
s
n
n
o
i
t
a
r
e
p
o
l
a
m
r
o
N
e
m
i
T
e
l
b
a
s
i
D
t
u
p
t
u
O
r
e
v
i
e
c
e
R
0
0
2
s
n
n
o
i
t
a
r
e
p
o
l
a
m
r
o
N
w
e
k
S
r
e
v
i
r
D
0
5
0
0
1
s
n
t
|
L
H
P
t
-
H
L
P
|
w
e
k
S
r
e
v
i
e
c
e
R
0
0
2
0
0
0
1
s
n
t
|
L
H
P
t
-
H
L
P
|
e
t
a
R
w
e
l
S
n
o
i
g
e
R
-
n
o
i
t
i
s
n
a
r
T
0
6
/
V
s
V
C
C
R
,
V
3
.
3
=
L
K
3
=
T
,
B
M
A
5
2
=
o
,
C
r
o
V
0
.
3
+
o
t
V
0
.
3
-
m
o
r
f
n
e
k
a
t
s
t
n
e
m
e
r
u
s
a
e
m
V
0
.
3
-
o
t
V
0
.
3
+
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
5
Figure 3. Supply Current VS. Load Capacitance when
Transmitting Data for the SP3223H
Figure 4. Transmitter Output Voltage VS. Load
Capacitance for the SP3243H
Figure 5. Slew Rate VS. Load Capacitance for the
SP3243H
Figure 6. Supply Current VS. Load Capacitance when
Transmitting Data for the SP3243H
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise noted, the following performance characteristics apply for V
CC
= +3.3V, 235Kbps data rate, all drivers
loaded with 3k
, 0.1F charge pump capacitors, and T
AMB
= +25
C.
40
35
30
25
20
15
10
5
0
Suppl
y Current [mA]
Load Capacitance [pF]
118KHz
60KHz
10KHz
0
500
1000
1500
2000
6
4
2
0
-2
-4
-6
Tr
ansmitter Output
V
o
lta
g
e
[V]
Load Capacitance [pF]
Vout+
Vout-
500
1000
1500
2000
2500
0
16
14
12
10
8
6
4
2
0
Sle
w Rate [V/
s]
Load Capacitance [pF]
0
500
1000
1500
2000
2500
3000
+ Slew
- Slew
80
70
60
50
40
30
20
10
0
Suppl
y Current [mA]
Load Capacitance [pF]
0
500
1000
1500
2000
2500
118KHz
60KHz
10KHz
3000
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
6
E
M
A
N
N
O
I
T
C
N
U
F
R
E
B
M
U
N
N
I
P
H
3
2
2
3
P
S
H
3
4
2
3
P
S
N
E
H
G
I
H
c
i
g
o
l
y
l
p
p
A
.
n
o
i
t
a
r
e
p
o
l
a
m
r
o
n
r
o
f
W
O
L
c
i
g
o
l
y
l
p
p
A
.
e
l
b
a
n
E
r
e
v
i
e
c
e
R
.
)
e
t
a
t
s
Z
-
h
g
i
h
(
s
t
u
p
t
u
o
r
e
v
i
e
c
e
r
e
h
t
e
l
b
a
s
i
d
o
t
1
-
+
1
C
.
r
o
t
i
c
a
p
a
c
p
m
u
p
-
e
g
r
a
h
c
r
e
l
b
u
o
d
e
g
a
t
l
o
v
e
h
t
f
o
l
a
n
i
m
r
e
t
e
v
i
t
i
s
o
P
2
8
2
+
V
.
p
m
u
p
e
g
r
a
h
c
e
h
t
y
b
d
e
t
a
r
e
n
e
g
t
u
p
t
u
o
V
5
.
5
+
d
e
t
a
l
u
g
e
R
3
7
2
-
1
C
.
r
o
t
i
c
a
p
a
c
p
m
u
p
-
e
g
r
a
h
c
r
e
l
b
u
o
d
e
g
a
t
l
o
v
e
h
t
f
o
l
a
n
i
m
r
e
t
e
v
i
t
a
g
e
N
4
4
2
+
2
C
.
r
o
t
i
c
a
p
a
c
p
m
u
p
-
e
g
r
a
h
c
g
n
i
t
r
e
v
n
i
e
h
t
f
o
l
a
n
i
m
r
e
t
e
v
i
t
i
s
o
P
5
1
-
2
C
.
r
o
t
i
c
a
p
a
c
p
m
u
p
-
e
g
r
a
h
c
g
n
i
t
r
e
v
n
i
e
h
t
f
o
l
a
n
i
m
r
e
t
e
v
i
t
a
g
e
N
6
2
-
V
.
p
m
u
p
e
g
r
a
h
c
e
h
t
y
b
d
e
t
a
r
e
n
e
g
t
u
p
t
u
o
V
5
.
5
-
d
e
t
a
l
u
g
e
R
7
3
R
1
N
I
.
t
u
p
n
i
r
e
v
i
e
c
e
r
2
3
2
-
S
R
6
1
4
R
2
N
I
.
t
u
p
n
i
r
e
v
i
e
c
e
r
2
3
2
-
S
R
9
5
R
3
N
I
.
t
u
p
n
i
r
e
v
i
e
c
e
r
2
3
2
-
S
R
-
6
R
4
N
I
.
t
u
p
n
i
r
e
v
i
e
c
e
r
2
3
2
-
S
R
-
7
R
5
N
I
.
t
u
p
n
i
r
e
v
i
e
c
e
r
2
3
2
-
S
R
-
8
R
1
T
U
O
.
t
u
p
t
u
o
r
e
v
i
e
c
e
r
S
O
M
C
/
L
T
T
5
1
9
1
R
2
T
U
O
.
t
u
p
t
u
o
r
e
v
i
e
c
e
r
S
O
M
C
/
L
T
T
0
1
8
1
R
2
T
U
O
.
n
w
o
d
t
u
h
s
n
i
e
v
i
t
c
a
,
t
u
p
t
u
o
2
-
r
e
v
i
e
c
e
r
g
n
i
t
r
e
v
n
i
-
n
o
N
-
0
2
R
3
T
U
O
.
t
u
p
t
u
o
r
e
v
i
e
c
e
r
S
O
M
C
/
L
T
T
-
7
1
R
4
T
U
O
.
t
u
p
t
u
o
r
e
v
i
e
c
e
r
S
O
M
C
/
L
T
T
-
6
1
R
5
T
U
O
.
t
u
p
t
u
o
r
e
v
i
e
c
e
r
S
O
M
C
/
L
T
T
-
5
1
S
U
T
A
T
S
.
s
u
t
a
t
s
n
w
o
d
t
u
h
s
d
n
a
e
n
il
n
o
g
n
i
t
a
c
i
d
n
i
t
u
p
t
u
O
S
O
M
C
/
L
T
T
1
1
1
2
T
1
N
I
.
t
u
p
n
i
r
e
v
i
r
d
S
O
M
C
/
L
T
T
3
1
4
1
T
2
N
I
.
t
u
p
n
i
r
e
v
i
r
d
S
O
M
C
/
L
T
T
2
1
3
1
T
3
N
I
.
t
u
p
n
i
r
e
v
i
r
d
S
O
M
C
/
L
T
T
-
2
1
E
N
I
L
N
O
e
d
i
r
r
e
v
o
o
t
H
G
I
H
c
i
g
o
l
y
l
p
p
A
e
n
il
n
O
-
o
t
u
A
e
v
i
t
c
a
s
r
e
v
i
r
d
g
n
i
p
e
e
k
y
r
t
i
u
c
r
i
c
.
)
2
e
l
b
a
T
o
t
r
e
f
e
r
,
H
G
I
H
c
i
g
o
l
e
b
o
s
l
a
t
s
u
m
N
W
O
D
T
U
H
S
(
4
1
3
2
T
1
T
U
O
.
t
u
p
t
u
o
r
e
v
i
r
d
2
3
2
-
S
R
7
1
9
T
2
T
U
O
.
t
u
p
t
u
o
r
e
v
i
r
d
2
3
2
-
S
R
8
0
1
T
3
T
U
O
.
t
u
p
t
u
o
r
e
v
i
r
d
2
3
2
-
S
R
-
1
1
D
N
G
.
d
n
u
o
r
G
8
1
5
2
V
C
C
.
e
g
a
t
l
o
v
y
l
p
p
u
s
V
5
.
5
+
o
t
V
0
.
3
+
9
1
6
2
N
W
O
D
T
U
H
S
ll
a
s
e
d
i
r
r
e
v
o
s
i
h
T
.
p
m
u
p
e
g
r
a
h
c
d
n
a
s
r
e
v
i
r
d
n
w
o
d
t
u
h
s
o
t
W
O
L
c
i
g
o
l
y
l
p
p
A
e
n
il
n
O
-
o
t
u
A
.
)
2
e
l
b
a
T
o
t
r
e
f
e
r
(
E
N
I
L
N
O
d
n
a
y
r
t
i
u
c
r
i
c
0
2
2
2
Table 1. Device Pin Description
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
7
Figure 8. SP3243H Pinout Configuration
Figure 7. SP3223H Pinout Configuration
V-
1
2
3
4
17
18
19
20
5
6
7
16
15
14
SHUTDOWN
C1+
V+
C1-
C2+
C2-
ONLINE
EN
R
1
IN
GND
V
CC
T
1
OUT
STATUS
8
9
10
11
12
13
R
2
IN
R
2
OUT
SP3223H
T
2
OUT
T
1
IN
T
2
IN
R
1
OUT
R
4
IN
1
2
3
4
25
26
27
28
5
6
7
24
23
22
SHUTDOWN
C2-
V-
R
1
IN
R
2
IN
R
3
IN
ONLINE
C2+
C1-
GND
V
CC
V+
STATUS
T
1
IN
8
9
10
11
18
19
20
21
12
13
14
17
16
15
R
5
OUT
T
1
OUT
T
2
OUT
T
3
OUT
T
3
IN
T
2
IN
R
4
OUT
R
5
IN
R
3
OUT
R
2
OUT
R
1
OUT
R
2
OUT
SP3243H
C1+
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
8
Figure 9. SP3223H Typical Operating Circuit
SP3223H
2
4
6
5
3
7
19
GND
T
1
IN
T
2
IN
C1+
C1-
C2+
C2-
V+
V-
V
CC
13
12
0.1
F
0.1
F
0.1
F
+
C2
C5
C1
+
+
C3
C4
+
+
0.1
F
0.1
F
17
8
RS-232
OUTPUTS
RS-232
INPUTS
TTL/CMOS
INPUTS
+3V to +5V
18
SHUTDOWN
20
5K
R
1
OUT
15
16
5K
R
2
IN
R
2
OUT
10
9
TTL/CMOS
OUTPUTS
EN
1
ONLINE
14
R
1
IN
T
2
OUT
T
1
OUT
11
STATUS
V
CC
To
P Supervisor
Circuit
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
9
Figure 10. SP3243H Typical Operating Circuit
SP3243H
28
24
2
1
27
3
26
5K
5K
5K
5K
5K
GND
C1+
C1-
C2+
C2-
V+
V-
V
CC
14
13
12
20
19
18
17
16
15
0.1
F
0.1
F
0.1
F
+
C2
C5
C1
+
+
C3
C4
+
+
0.1
F
0.1
F
9
10
11
4
5
6
7
8
RS-232
OUTPUTS
RS-232
INPUTS
TTL/CMOS
INPUTS
TTL/CMOS
OUTPUTS
To
P Supervisor
Circuit
23
22
21
V
CC
V
CC
25
T
1
IN
R
1
OUT
R
1
IN
T
2
OUT
R
2
OUT
T
2
IN
T
3
IN
T
3
OUT
T
1
OUT
R
2
IN
R
3
IN
R
4
IN
R
5
IN
R
2
OUT
R
3
OUT
R
4
OUT
R
5
OUT
ONLINE
SHUTDOWN
STATUS
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
10
DESCRIPTION
The SP3223H and SP3243H transceivers meet
the EIA/TIA-232 and ITU-T V.28/V.24 commu-
nication protocols and can be
implemented in battery-powered, portable, or
hand-held applications such as notebook or
palmtop computers. The SP3223H and SP3243H
devices feature Sipex's proprietary and patented
(U.S.-- 5,306,954) on-board charge pump cir-
cuitry that generates +5.5V RS-232 voltage lev-
els from a single +3.0V to +5.5V power supply.
The SP3223H and SP3243H devices can oper-
ate at a data rate of 460Kbps fully loaded.
The SP3223H is a 2-driver/2-receiver device,
and the SP3243H is a 3-driver/5-receiver device,
ideal for portable or hand-held applications. The
SP3243H includes one complementary
always-active receiver that can monitor an
external device (such as a modem) in shutdown.
This aids in protecting the UART or serial
controller IC by preventing forward biasing
of the protection diodes where V
CC
may be
disconnected.
The SP3223H and SP3243H series is an ideal
choice for power sensitive designs. The SP3223H
and SP3243H devices feature Auto-Online cir-
cuitry which reduces the power supply drain to a
1
A supply current. In many portable or hand-
held applications, an RS-232 cable can be dis-
connected or a connected peripheral can be turned
off. Under these conditions, the internal charge
pump and the drivers will be shut down. Other-
wise, the system automatically comes online.
This feature allows design
engineers to address power saving concerns
without major design changes.
THEORY OF OPERATION
The SP3223H and SP3243H series is made up of
four basic circuit blocks: 1. Drivers,
2. Receivers, 3. the Sipex proprietary charge
pump, and 4. Auto-Online circuitry.
Drivers
The drivers are inverting level transmitters that
convert TTL or CMOS logic levels to 5.0V EIA/
TIA-232 levels with an inverted sense relative to
the input logic levels. Typically, the RS-232
output voltage swing is +5.4V with no load and
+5V minimum fully loaded. The driver outputs
are protected against infinite short-circuits to
ground without degradation in reliability. These
drivers comply with the EIA-TIA-232-F and all
previous RS-232 versions.
The drivers can guarantee a data rate over
460Kbps fully loaded with 3K
in parallel with
1000pF, ensuring compatibility with PC-to-PC
communication software.
The slew rate of the driver output is internally
limited to a maximum of 30V/
s in order to
meet the EIA standards (EIA RS-232D 2.1.7,
Paragraph 5). The transition of the loaded
output from HIGH to LOW also meets the
monotonicity requirements of the standard.
Figure 11. Interface Circuitry Controlled by Micropro-
cessor Supervisory Circuit
SP3243H
28
24
2
1
27
3
26
5K
5K
5K
5K
5K
GND
C1+
C1-
C2+
C2-
V+
V-
V
CC
14
13
12
20
19
18
17
16
15
0.1
F
0.1
F
0.1
F
+
C2
C5
C1
+
+
C3
C4
+
+
0.1
F
0.1
F
9
10
11
4
5
6
7
8
RS-232
OUTPUTS
RS-232
INPUTS
23
22
21
V
CC
25
T
1
IN
R
1
OUT
R
1
IN
T
2
OUT
R
2
OUT
T
2
IN
T
3
IN
T
3
OUT
T
1
OUT
R
2
IN
R
3
IN
R
4
IN
R
5
IN
R
2
OUT
R
3
OUT
R
4
OUT
R
5
OUT
ONLINE
SHUTDOWN
STATUS
UART
or
Serial
C
P
Supervisor
IC
TxD
RTS
DTR
RxD
CTS
DSR
DCD
RI
V
CC
VIN
RESET
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
11
The SP3223H and SP3243H drivers can main-
tain high data rates over 460Kbps fully loaded.
Figure 12 shows a loopback test circuit used to
test the RS-232 Drivers. Figure 13 shows the test
results of the loopback circuit with all three
drivers active at 120Kbps with typical
RS-232 loads in parallel with 1000pF capacitors.
Figure 14 shows the test results where one driver
was active at 1Mbps and all three drivers loaded
with an RS-232 receiver in parallel with a 1000pF
Table 2. SHUTDOWN and EN Truth Tables
Note: In Auto-Online Mode where ONLINE = GND and
SHUTDOWN = V
CC
, the device will shut down if there is
no activity present at the Receiver inputs.
Figure 12. Loopback Test Circuit for RS-232 Driver
Data Transmission Rates
capacitor. A superior RS-232 data transmission
rate of 1Mbps makes the SP3223H/3243H se-
ries an ideal match for high speed LAN and
personal computer peripheral applications.
Receivers
The receivers convert +5.0V EIA/TIA-232
levels to TTL or CMOS logic output levels. All
receivers have an inverting output that can be
disabled by using the EN pin.
Receivers are active when the Auto-Online
Figure 13. Loopback Test Circuit 1 Driver Fully Loaded
Figure 14. Loopback Test Circuit
(All Drivers Fully Loaded)
H
3
2
2
3
P
S
:
E
C
I
V
E
D
N
W
O
D
T
U
H
S
N
E
T
X
T
U
O
R
X
T
U
O
0
0
Z
h
g
i
H
e
v
i
t
c
A
0
1
Z
h
g
i
H
Z
h
g
i
H
1
0
e
v
i
t
c
A
e
v
i
t
c
A
1
1
e
v
i
t
c
A
Z
h
g
i
H
H
3
4
2
3
P
S
:
E
C
I
V
E
D
N
W
O
D
T
U
H
S
T
X
T
U
O
R
X
T
U
O
R
2
T
U
O
0
Z
h
g
i
H
Z
h
g
i
H
e
v
i
t
c
A
1
e
v
i
t
c
A
e
v
i
t
c
A
e
v
i
t
c
A
SP3223H
SP3243H
2
4
6
5
3
7
19
GND
T
1
IN
T
X
IN
C1+
C1-
C2+
C2-
V+
V-
V
CC
0.1
F
0.1
F
0.1
F
+
C2
C5
C1
+
+
C3
C4
+
+
0.1
F
0.1
F
TTL/CMOS
INPUTS
+3V to +5V
18
SHUTDOWN
20
5K
R
1
OUT
5K
R
X
IN
R
X
OUT
TTL/CMOS
OUTPUTS
EN
1
ONLINE
14
R
1
IN
T
X
OUT
T
1
OUT
11
STATUS
V
CC
To
P Supervisor
Circuit
1000pF
1000pF
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
12
circuitry is enabled or when in shutdown.
During the shutdown, the receivers will continue
to be active. If there is no activity present at the
receivers for a period longer than 100
s or when
SHUTDOWN is enabled, the device goes into a
standby mode where the circuit draws 1
A.
Driving EN to a logic HIGH forces the outputs of
the receivers into high-impedance. The truth
table logic of the SP3223H and SP3243H driver
and receiver outputs can be found in Table 2.
The SP3243H includes an additional non-in-
verting receiver with an output R
2
OUT. R
2
OUT
is an extra output that remains active and
monitors activity while the other receiver
outputs are forced into high impedance.
This allows Ring Indicator (RI) from a
peripheral to be monitored without forward
biasing the TTL/CMOS inputs of the other
devices connected to the receiver outputs.
Since receiver input is usually from a transmis-
sion line where long cable lengths and system
interference can degrade the signal, the inputs
have a typical hysteresis margin of 300mV. This
ensures that the receiver is virtually immune to
noisy transmission lines. Should an input be left
unconnected, an internal 5K
pulldown resistor
to ground will commit the output of the receiver
to a HIGH state.
Charge Pump
The charge pump is a Sipexpatented design
(U.S. 5,306,954) and uses a unique approach
compared to older lessefficient designs. The
charge pump still requires four external
capacitors, but uses a fourphase voltage
shifting technique to attain symmetrical 5.5V
power supplies. The internal power supply
consists of a regulated dual charge pump that
provides output voltages 5.5V regardless of the
input voltage (V
CC
) over the +3.0V to +5.5V
range. This is important to maintain compliant
RS-232 levels regardless of power supply
fluctuations.
The charge pump operates in a discontinuous
mode using an internal oscillator. If the output
voltages are less than a magnitude of 5.5V, the
charge pump is enabled. If the output voltages
exceed a magnitude of 5.5V, the charge pump is
disabled. This oscillator controls the four phases
of the voltage shifting. A description of each
phase follows.
Phase 1
-- V
SS
charge storage -- During this phase of
the clock cycle, the positive side of capacitors
C
1
and C
2
are initially charged to V
CC
. C
l
+
is
then switched to GND and the charge in C
1
is
transferred to C
2
. Since C
2
+
is connected to
V
CC
, the voltage potential across capacitor C
2
is
now 2 times V
CC
.
Phase 2
-- V
SS
transfer -- Phase two of the clock
connects the negative terminal of C
2
to the V
SS
storage capacitor and the positive terminal of C
2
to GND. This transfers a negative generated
voltage to C
3
. This generated voltage is
regulated to a minimum voltage of -5.5V.
Simultaneous with the transfer of the voltage to
C
3
, the positive side of capacitor C
1
is switched
to V
CC
and the negative side is connected to
GND.
Phase 3
-- V
DD
charge storage -- The third phase of the
clock is identical to the first phase -- the charge
transferred in C
1
produces V
CC
in the negative
terminal of C
1
, which is applied to the negative
side of capacitor C
2
. Since C
2
+
is at V
CC
, the
voltage potential across C
2
is 2 times V
CC
.
Phase 4
-- V
DD
transfer -- The fourth phase of the clock
connects the negative terminal of C
2
to GND,
and transfers this positive generated voltage
across C
2
to C
4
, the V
DD
storage capacitor. This
voltage is regulated to +5.5V. At this voltage,
the internal oscillator is disabled. Simultaneous
with the transfer of the voltage to C
4
, the
positive side of capacitor C
1
is switched to V
CC
and the negative side is connected to GND,
allowing the charge pump cycle to begin again.
The charge pump cycle will continue as long as
the operational conditions for the internal
oscillator are present.
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
13
Since both V
+
and V
are separately generated
from V
CC
, in a noload condition V
+
and V
will
be symmetrical. Older charge pump approaches
that generate V
from V
+
will show a decrease in
the magnitude of V
compared to V
+
due to the
inherent inefficiencies in the design.
Figure 15. Auto-Online Timing Waveforms
The clock rate for the charge pump typically
operates at 250kHz. The external capacitors can
be as low as 0.1
F with a 16V breakdown
voltage rating.
RECEIVER
RS-232 INPUT
VOLTAGES
STATUS
+5V
0V
-5V
t
STSL
t
STSH
t
ONLINE
V
CC
0V
DRIVER
RS-232 OUTPUT
VOLTAGES
0V
+2.7V
-2.7V
S
H
U
T
D
O
W
N
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
14
Figure 17. Charge Pump -- Phase 2
Figure 18. Charge Pump Waveforms
V
CC
= +5V
10V
V
SS
Storage Capacitor
V
DD
Storage Capacitor
C
1
C
2
C
3
C
4
+
+
+
+
Figure 19. Charge Pump -- Phase 3
V
CC
= +5V
5V
+5V
5V
V
SS
Storage Capacitor
V
DD
Storage Capacitor
C
1
C
2
C
3
C
4
+
+
+
+
Figure 20. Charge Pump -- Phase 4
V
CC
= +5V
+10V
V
SS
Storage Capacitor
V
DD
Storage Capacitor
C
1
C
2
C
3
C
4
+
+
+
+
V
CC
= +5V
5V
5V
+5V
V
SS
Storage Capacitor
V
DD
Storage Capacitor
C
1
C
2
C
3
C
4
+
+
+
+
Figure 16. Charge Pump -- Phase 1
Ch1 2.00V
Ch2
2.00V M 1.00
s Ch1 1.96V
2
1
T
T
[
]
T
2
+6V
a) C
2+
b) C
2
-
-6V
0V
0V
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
15
Figure 21. SP3243H Driver Output Voltages vs. Load
Current per Transmitter
Figure 22. Circuit for the connectivity of the SP3243H with a DB-9 connector
6
4
2
0
-2
-4
-6
T
ransmitter Output
V
o
lta
g
e
[V]
Load Current Per Transmitter [mA]
Vout+
Vout-
0.62
0.869
0.939
1.02
1.12
1.23
1.38
1.57
1.82
2.67
3.46
4.93
8.6
6
7
8
9
1
2
3
4
5
DB-9
Connector
6. DCE Ready
7. Request to Send
8. Clear to Send
9. Ring Indicator
DB-9 Connector Pins:
1. Received Line Signal Detector
2. Received Data
3. Transmitted Data
4. Data Terminal Ready
5. Signal Ground (Common)
SP3243H
28
24
2
1
27
3
26
5K
5K
5K
5K
5K
GND
C1+
C1-
C2+
C2-
V+
V-
V
CC
14
13
12
20
19
18
17
16
15
0.1
F
0.1
F
0.1
F
+
C2
C5
C1
+
+
C3
C4
+
+
0.1
F
0.1
F
9
10
11
4
5
6
7
8
To
P Supervisor
Circuit
23
22
21
V
CC
V
CC
25
T
1
IN
R
1
OUT
R
1
IN
T
2
OUT
R
2
OUT
T
2
IN
T
3
IN
T
3
OUT
T
1
OUT
R
2
IN
R
3
IN
R
4
IN
R
5
IN
R
2
OUT
R
3
OUT
R
4
OUT
R
5
OUT
ONLINE
SHUTDOWN
STATUS
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
16
Table 3. Auto-Online Logic
Figure 23. Stage I of Auto-Online Circuitry
Figure 24. Stage II of Auto-Online Circuitry
L
A
N
G
I
S
2
3
2
-
S
R
R
E
V
I
E
C
E
R
T
A
T
U
P
N
I
N
W
O
D
T
U
H
S
T
U
P
N
I
T
U
P
N
I
E
N
I
L
N
O
T
U
P
T
U
O
S
U
T
A
T
S
R
E
V
I
E
C
S
N
A
R
T
S
U
T
A
T
S
S
E
Y
H
G
I
H
-
H
G
I
H
n
o
i
t
a
r
e
p
O
l
a
m
r
o
N
O
N
H
G
I
H
H
G
I
H
W
O
L
n
o
i
t
a
r
e
p
O
l
a
m
r
o
N
O
N
H
G
I
H
W
O
L
W
O
L
n
w
o
d
t
u
h
S
(
e
n
i
l
n
O
-
o
t
u
A
)
S
E
Y
W
O
L
-
H
G
I
H
n
w
o
d
t
u
h
S
O
N
W
O
L
-
W
O
L
n
w
o
d
t
u
h
S
RS-232
Receiver Block
RXINACT
Inactive Detection Block
RXIN
RXOUT
R
1
INACT
R
2
INACT
R
3
INACT
R
4
INACT
R
5
INACT
Delay
Stage
Delay
Stage
Delay
Stage
Delay
Stage
Delay
Stage
SHUTDOWN
STATUS
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
17
Auto-Online Circuitry
The SP3223H and SP3243H devices have a
patent pending Auto-Online circuitry on board
that saves power in applications such as laptop
computers, palmtop (PDA) computers and other
portable systems.
The SP3223H and SP3243H devices
incorporate an Auto-Online circuit that
automatically enables itself when the external
transmitters are enabled and the cable is
connected. Conversely, the Auto-Online circuit
also disables most of the internal circuitry when
the device is not being used and goes into a
standby mode where the device typically draws
1
A. This function can also be externally
controlled by the ONLINE pin. When this pin is
tied to a logic LOW, the Auto-Online function
is active. Once active, the device is enabled
until there is no activity on the receiver inputs.
The receiver input typically sees at least
+3V, which are generated from the transmitters
at the other end of the cable with a +5V
minimum. When the external transmitters are
disabled or the cable is disconnected, the
receiver inputs will be pulled down by their
internal 5k
resistors to ground. When this
occurs over a period of time, the internal
transmitters will be disabled and the device goes
into a shutdown or standy mode. When ONLINE
is HIGH, the Auto-Online mode is disabled.
The Auto-Online circuit has two stages:
1) Inactive Detection
2) Accumulated Delay
The first stage, shown in Figure 23, detects an
inactive input. A logic HIGH is asserted on
R
X
INACT if the cable is disconnected or the
external transmitters are disabled. Otherwise,
R
X
INACT will be at a logic LOW. This circuit
is duplicated for each of the other receivers.
The second stage of the Auto-Online circuitry,
shown in Figure 24, processes all the receiver's
R
X
INACT signals with an accumulated delay
that disables the device to a 1
A supply current.
The STATUS pin goes to a logic LOW when the
cable is disconnected, the external transmitters
are disabled, or the SHUTDOWN pin is
invoked. The typical accumulated delay is
around 20
s.
When the SP3223H and SP3243H drivers or
internal charge pump are disabled, the supply
current is reduced to 1
A. This can commonly
occur in hand-held or portable applications where
the RS-232 cable is disconnected or the RS-232
drivers of the connected peripheral are turned off.
The Auto-Online mode can be disabled by the
SHUTDOWN pin. If this pin is a logic LOW,
the Auto-Online function will not operate
regardless of the logic state of the ONLINE pin.
Table 3 summarizes the logic of the Auto-Online
operating modes. The truth table logic of the
SP3223H and SP3243H driver and receiver
outputs can be found in Table 2.
The STATUS pin outputs a logic LOW signal
if the device is shutdown. This pin goes to a
logic HIGH when the external transmitters are
enabled and the cable is connected.
When the SP3223H and SP3243H devices
are shut down, the charge pumps are turned off.
V+ charge pump output decays to V
CC
, the
V- output decays to GND. The decay time will
depend on the size of capacitors used for the
charge pump. Once in shutdown, the time
required to exit the shut down state and have
valid V+ and V- levels is typically 200
s.
For easy programming, the STATUS can be
used to indicate DTR or a Ring Indicator signal.
Tying ONLINE and SHUTDOWN together
will bypass the Auto-Online circuitry so this
connection acts like a shutdown input pin.
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
18
ESD TOLERANCE
The SP3223H/3243H series incorporates
ruggedized ESD cells on all driver output and
receiver input pins. The ESD structure is
improved over our previous family for more
rugged applications and environments sensitive
to electro-static discharges and associated
transients.
The Human Body Model has been the generally
accepted ESD testing method for semi-
conductors. This method is also specified in
MIL-STD-883, Method 3015.7 for ESD testing.
The premise of this ESD test is to simulate the
human body's potential to store electro-static
energy and discharge it to an integrated circuit.
The simulation is performed by using a test
model as shown in Figure 25. This method will
test the IC's capability to withstand an ESD
transient during normal handling such as in
manufacturing areas where the ICs tend to be
handled frequently.
For the Human Body Model, the current limiting
resistor (R
S
) and the source capacitor (C
S
) are
1.5k
an 100pF, respectively.
Figure 25. ESD Test Circuit for Human Body Model
R
C
C
S
R
S
SW1
SW2
R
C
Device
Under
Test
DC Power
Source
C
S
R
S
SW1
SW2
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
19
D
ALTERNATE
END PINS
(BOTH ENDS)
D1 = 0.005" min.
(0.127 min.)
E
PACKAGE: PLASTIC
DUALINLINE
(NARROW)
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
A = 0.210" max.
(5.334 max).
E1
C
L
A2
A1 = 0.015" min.
(0.381min.)
B
B1
e = 0.100 BSC
(2.540 BSC)
e
A
= 0.300 BSC
(7.620 BSC)
A2
B
B1
C
D
E
E1
L
O
16PIN
0.115/0.195
(2.921/4.953)
0.014/0.022
(0.356/0.559)
0.045/0.070
(1.143/1.778)
0.008/0.014
(0.203/0.356)
0.780/0.800
(19.812/20.320)
0.300/0.325
(7.620/8.255)
0.240/0.280
(6.096/7.112)
0.115/0.150
(2.921/3.810)
0/ 15
(0/15)
20PIN
0.115/0.195
(2.921/4.953)
0.014/0.022
(0.356/0.559)
0.045/0.070
(1.143/1.778)
0.008/0.014
(0.203/0.356)
0.980/1.060
(24.892/26.924)
0.300/0.325
(7.620/8.255)
0.240/0.280
(6.096/7.112)
0.115/0.150
(2.921/3.810)
0/ 15
(0/15)
28PIN
0.068/0.078
(1.73/1.99)
0.002/0.008
(0.05/0.21)
0.010/0.015
(0.25/0.38)
0.397/0.407
(10.07/10.33)
0.205/0.212
(5.20/5.38)
0.0256 BSC
(0.65 BSC)
0.301/0.311
(7.65/7.90)
0.022/0.037
(0.55/0.95)
0/8
(0/8)
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
20
D
E
H
PACKAGE: PLASTIC
SHRINK
SMALL OUTLINE
(SSOP)
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
20PIN
A
A1
L
B
e
A
A1
B
D
E
e
H
L
O
0.068/0.078
(1.73/1.99)
0.002/0.008
(0.05/0.21)
0.010/0.015
(0.25/0.38)
0.278/0.289
(7.07/7.33)
0.205/0.212
(5.20/5.38)
0.0256 BSC
(0.65 BSC)
0.301/0.311
(7.65/7.90)
0.022/0.037
(0.55/0.95)
0/8
(0/8)
24PIN
0.068/0.078
(1.73/1.99)
0.002/0.008
(0.05/0.21)
0.010/0.015
(0.25/0.38)
0.317/0.328
(8.07/8.33)
0.205/0.212
(5.20/5.38)
0.0256 BSC
(0.65 BSC)
0.301/0.311
(7.65/7.90)
0.022/0.037
(0.55/0.95)
0/8
(0/8)
28PIN
0.068/0.078
(1.73/1.99)
0.002/0.008
(0.05/0.21)
0.010/0.015
(0.25/0.38)
0.397/0.407
(10.07/10.33)
0.205/0.212
(5.20/5.38)
0.0256 BSC
(0.65 BSC)
0.301/0.311
(7.65/7.90)
0.022/0.037
(0.55/0.95)
0/8
(0/8)
16PIN
0.068/0.078
(1.73/1.99)
0.002/0.008
(0.05/0.21)
0.010/0.015
(0.25/0.38)
0.239/0.249
(6.07/6.33)
0.205/0.212
(5.20/5.38)
0.0256 BSC
(0.65 BSC)
0.301/0.311
(7.65/7.90)
0.022/0.037
(0.55/0.95)
0/8
(0/8)
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
21
D
E
H
PACKAGE: PLASTIC
SMALL OUTLINE (SOIC)
(WIDE)
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
A
A1
L
B
e
A
A1
B
D
E
e
H
L
O
28PIN
0.093/0.104
(2.352/2.649)
0.004/0.012
(0.102/0.300)
0.013/0.020
(0.330/0.508)
0.697/0.713
(17.70/18.09)
0.291/0.299
(7.402/7.600)
0.050 BSC
(1.270 BSC)
0.394/0.419
(10.00/10.64)
0.016/0.050
(0.406/1.270)
0/8
(0/8)
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
22
PACKAGE:
PLASTIC THIN SMALL
OUTLINE
(TSSOP)
DIMENSIONS
in inches (mm)
Minimum/Maximum
A
A1
L
B
e
A
A1
B
D
E
e
E2
L
E2
D
- /0.043
(- /1.10)
0.002/0.006
(0.05/0.15)
0.007/0.012
(0.19/0.30)
0.252/0.260
(6.40/6.60)
0.169/0.177
(4.30/4.50)
0.026 BSC
(0.65 BSC)
0.126 BSC
(3.20 BSC)
0.020/0.030
(0.50/0.75)
0
/8
20PIN
E
O
Rev. 6/30/03
SP3223H +3.0V to +5.5V RS-232 Transceivers
Copyright 2003 Sipex Corporation
23
Model
Temperature Range
Package Types
SP3223HCP
0
C to +70
C
20-pin PDIP
SP3223HCA
0
C to +70
C
20-pin SSOP
SP3223HCY
0
C to +70
C
20-pin TSSOP
SP3243HCT
0
C to +70
C
28-pin Wide SOIC
SP3243HCA
0
C to +70
C
28-pin SSOP
ORDERING INFORMATION
Corporation
ANALOG EXCELLENCE
Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the
application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.
Please consult the factory for pricing and availability on a Tape-On-Reel option.
Sipex Corporation
Headquarters and
Sales Office
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600
Sales Office
22 Linnell Circle
Billerica, MA 01821
TEL: (978) 667-8700
FAX: (978) 670-9001
e-mail: sales@sipex.com
PDF 
ZIP