1.8cm (0.7-inch) NTSC/PAL/WID Color LCD Panel
Description
The LCX018AK is a 1.8cm diagonal active matrix
TFT-LCD panel addressed by the polycrystalline
silicon super thin film transistors with built-in
peripheral driving circuit. This panel provides full-
color representation in NTSC/PAL/WID mode. RGB
dots are arranged in a delta pattern featuring high
picture quality of no fixed color patterns, which is
inherent in vertical stripes and mosaic pattern
arrangements.
Features
Number of active dots: 240,000 (0.7-inch; 1.8cm in diagonal)
Horizontal resolution: 400 TV lines
High optical transmittance: 4.4% (typ.)
High contrast ratio with normally white mode: 200 (typ.)
Built-in H and V driving circuit (built-in input level conversion circuit, TTL drive possible)
High quality picture representation with RGB delta arranged color filters
Full-color representation
NTSC/PAL/WID compatible
Up/down and/or right/left inverse display function
Side-black function
16:9 and 4:3 aspect switching function
Element Structure
Dots
16:9 display: 1068.5 (H)
225 (V) = 240,412
4:3 display:
803.5 (H)
225 (V) = 180,787
Built-in peripheral driving circuit using the polycrystalline silicon super thin film transistors.
1
E98521-PS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
LCX018AK
For the availability of this product, please contact the sales office.
2
LCX018AK
Block Diagram
H Shift Register (Bidirectional Scanning)
Input Signal
Level Shifter
U
p
/
D
o
w
n
a
n
d
/
o
r
R
i
g
h
t
/
L
e
f
t
I
n
v
e
r
s
i
o
n
4
:
3
/
1
6
:
9
C
o
n
t
r
o
l
C
i
r
c
u
i
t
V
S
h
i
f
t
R
e
g
i
s
t
e
r
(
B
i
d
i
r
e
c
t
i
o
n
a
l
S
c
a
n
n
i
n
g
)
S
i
d
e
-
B
l
a
c
k
C
o
n
t
r
o
l
C
i
r
c
u
i
t
P
S
I
G
H
S
T
H
C
K
1
H
C
K
2
W
I
D
R
G
T
V
S
T
V
C
K
1
H
V
D
D
V
V
D
D
V
S
S
S
I
G
1
S
I
G
2
S
I
G
3
C
O
M
COM
Pad
P
C
G
D
W
N
E
N
V
C
K
2
12
2
9
10
7
8
16
14
15
18
17
13
6
19
3
4
5
1
11
V
S
h
i
f
t
R
e
g
i
s
t
e
r
(
B
i
d
i
r
e
c
t
i
o
n
a
l
S
c
a
n
n
i
n
g
)
3
LCX018AK
Absolute Maximum Ratings (Vss = 0V)
H driver supply voltage
HV
DD
1.0 to +17
V
V driver supply voltage
VV
DD
1.0 to +17
V
H driver input pin voltage
HST, HCK1, HCK2
1.0 to +17
V
RGT
V driver input pin voltage
VST, VCK1, VCK2
1.0 to +17
V
CLR, EN
Video signal input pin voltage GREEN, RED, BLUE
1.0 to +15
V
Operating temperature
Topr
10 to +70
C
Storage temperature
Tstg
30 to +85
C
Operating Conditions (Vss = 0V)
Supply voltage
HV
DD
13.5 0.5
V
VV
DD
13.5 0.5
V
Input pulse voltage (Vp-p of all input pins except video signal input pins)
Vin
3.0V or more
Pin Description
Pin
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
COM
PSIG
SIG1
SIG2
SIG3
HV
DD
WID
RGT
HST
HCK1
HCK2
V
SS
EN
VCK2
VCK1
VST
DWN
PCG
VV
DD
SOUT
Common voltage of panel
Improvement signal for uniformity
Video signal (Green) to panel
Video signal (Red) to panel
Video signal (Blue) to panel
Power supply for H driver
Aspect-ratio switching (H: 16:9, L: 4:3)
Drive direction pulse for H shift register (H: normal, L: reverse)
Start pulse for H shift register drive
Clock pulse for H shift register drive
Clock pulse for H shift register drive
GND (H, V drivers)
Enable pulse for gate selection
Clock pulse for V shift register drive
Clock pulse for V shift register drive
Start pulse for V shift register drive
Drive direction pulse for V shift register (H: normal, L: reverse)
Improvement pulse for uniformity
Power supply for V driver
H, V shift register drive confirmation
Symbol
Description
4
LCX018AK
Input Equivalent Circuit
To prevent static charges, protective diodes are provided for each pin except the power supply. In addition,
protective resistors are added to all pins except video signal input. The equivalent circuit of each input pin is
shown below. (The resistor value: typ.)
VV
DD
250
250
250
250
Level conversion circuit
(2-phase input)
HCK1
HCK2
1M
1M
2.5k
2.5k
HV
DD
Input
Level conversion circuit
(single-phase input)
250
250
HV
DD
Input
Input
HV
DD
From H driver
Signal line
(1) SIG1, SIG2, SIG3, SID
(2) HCK1, HCK2
(3) HST
(4) RGT, WID
(5) VCK1, VCK2
2.5k
2.5k
VV
DD
Input
(6) VST, DWN, EN
1M
VV
DD
250
250
250
250
VCK1
VCK2
1M
1M
1M
1M
1M
(7) PCG
250
250
VV
DD
Input
1M
Input
LC
(8) COM
1M
VV
DD
Level conversion circuit
(single-phase input)
Level conversion circuit
(2-phase input)
Level conversion circuit
(single-phase input)
Level conversion circuit
(single-phase input)
5
LCX018AK
Input Signals
1.Input signal voltage conditions (Vss = 0V)
Item
H driver input voltage
(HST, HCK1, HCK2, RGT, WID)
(Low)
(High)
(Low)
(High)
VHIL
VHIH
VVIL
VVIH
VVC
V
COM
0.30
2.7
0.30
2.7
5.8
VVC 0.4
0.0
3
0.0
3
6.0
VVC 0.25
0.30
5.5
0.3
5.5
6.2
VVC 0.1
V
V
V
V
V
V
V driver input voltage
(VST, VCK1, VCK2, DWN, PCG, EN)
Video signal center voltage
Common voltage of panel
Symbol
Min.
Typ.
Max.
Unit
Item
Video signal input range
1
Uniformity improvement signal PSIG input voltage
Video signal and uniformity improvement signal
input white level
Vsig
Vpsig
VsigL
VVC 4.0
VVC 4.0
0.5
VVC + 4.0
VVC + 4.0
V
V
V
Symbol
Min.
Typ.
Max.
Unit
(V
DD
= 12.0V)
1
Video input signal should be symmetrical to VVC.
Supplement) Video signal and uniformity improvement signal input range are set within the range shown
below for V
DD
and V
SS
.
Also, video signal white level is defined for VVC as shown below.
VsigL White level
VsigL
Video signal input range
Max. V
DD
1.8 [V]
Min. V
SS
+ 1.3 [V]
V
DD
V
DD
1.8
VVC
V
DD
+ 1.3
V
SS
PDF 
ZIP