ChipFind - документация

Электронный компонент: DDR110-56T7RL

Скачать:  PDF   ZIP
1/5
DDR110-xxT7RL
May 2001 - Ed: 2
DOUBLE DATA RATE TERMINATION
NETWORK WITH DISABLE SWITCH
s
10 bits Termination Network.
s
Integrated Termination resistor (Rs)
s
Enable input TTL level compatible
s
Impedance matching 2% (A0-B0 / An-Bn)
s
Optimized
Low
Crosstalk
for
parallel
Termination to Vtt.
s
Optimized Low propagation delay
FEATURES AND BENEFITS
The DDR110 provides 10 bits resistor Network to
be used for SDR/DDR (double data rate) SDRAM
bus Termination.
This device has a series resistors (Rs) to reduce
signal reflection noise. This eliminates the need for
external terminating resistors.
The DDR Termination Nerwork is enabled with the
output Enable pin (OE). When OE is HIGH Inputs
are connected to Outputs (A connected to B).
When OE is LOW every inputs are in High
impedance state (Hi - Z).
The DDR Termination Network is a bidirectional
device when the internal switch is ON. When the
switch is OFF, the device will block current in both
directions.
This device is made using ST IPAD
TM
(Integrated
Passive & Active devices) technology.
DESCRIPTION
ASDTM
IPADTM Computer
DDR (double data rate) Termination Network used
on.
s
Motherboard
s
Workstation
s
Server
s
Notebooks
MAIN APPLICATION
1
24
12
TSSOP24
Rs
A0
B0
VSS
VCC
OE
NC
Rs
A5
B5
Rs
A2
B2
Rs
A3
B3
Rs
A1
B1
Rs
A6
B6
Rs
A7
B7
Rs
A8
B8
Rs
A9
B9
Rs
A4
B4
GATE
CONTROL
1
24
12
DDR110-xxT7RL
2/5
Symbol
Parameter
Test Conditions
Value
Unit
Min.
Typ.
Max.
V
IN
Input voltage DQ0/7, DM0, DQS0
OE LOW
OE HIGH
0
0
+ 3.3
+ 2.5
V
V
IH
Output Enable (OE) HIGH voltage
Guaranteed logic
HIGH level
2
5
(1)
V
V
IL
Output Enable (OE) LOW voltage
Guaranteed logic
LOW level
0.8
V
V
CC
Supply voltage
4.5
5
5.5
V
V
TT
Termination voltage
1.25
V
(1) Open collector output with 10k pull-up resistor to 5V is recommended for typical OE signal.
RECOMMENDED OPERATING CONDITIONS (Tamb = 25C)
Symbol
Parameter
Test Conditions
Value
Unit
Tambient = 25C
Min.
Typ.
Max.
V
CC
Supply voltage range
- 0.5
5
7
V
V
IN
Input voltage range DQ0/7, DM0,
DQS0
- 0.5
7
V
V
TT
Termination voltage
- 0.5
7
V
V
OE
Termination Enable Voltage range
- 0.5
7
V
I
IN
Continuous input current
30
mA
V
ESD
ESD ratings (input / output YOE)
HBM MIL STD 883C
2
kV
T
STG
Storage temperature
- 65
150
C
ABSOLUTE MAXIMUM RATINGS (Tamb = 25C)
OE
B0 - B9
Function
High
A0 - A9
Connect Termination
Low
Hi - Z
Disconnect Termination
FUNCTION TABLE
DDR110-xxT7RL
3/5
DDR Address
DDR Control
DDR Data / Strobe
System
Controller
Chipset
(North Bridge)
DDR 184-pin DIMM slot
DDR 184-pin DIMM slot
SDR 168-pin DIMM slot
SDR 168-pin DIMM slot
5V
Enable
10 bits
10 bits
10 bits
VTT
DDR
110
DDR
110
DDR
110
DDR
110
APPLICATION SCHEMATICS
Symbol
Parameter
Test conditions
Value
Unit
Min.
Typ.
Max.
R
ON
Switch ON Resistance
V
TT
= 1.25V, V
IN
= 0V,OE = + 5V
DDR110-27
DDR110-56
22
45
27
56
32
67
I
OFF
INPUT Leakage
current Switch OFF
INPUT = + 3.3V, OE = 0V
1
A
C
OFF
OFF-state capacitance
V
IN
= 0V, 1MHz, 30mV
RMS
,
OE = 0V
6
pF
ELECTRICAL CHARACTERISTICS (Tamb = 25C - Vcc = 5V)
VCC
GND
OE
DQ7
DQ6
DM0
DQ5
DQ4
DQ3
DQ2
DQS0
DQ1
DQ0
ENABLE HIGH
OE
ENABLE HIGH
V
Island
TT
Decoupling
Capacitor
to GND Plane
NC
DDR110-xxT7RL
4/5
Pin #
Assignement for DDR
Termination
Pin #
Assignement for DDR
Termination
1
V
SS
= GND
24
V
CC
2
A0
23
B0
3
A1
22
B1
4
A2
21
B2
5
A3
20
B3
6
A4
19
B4
7
A5
18
B5
8
A6
17
B6
9
A7
16
B7
10
A8
15
B8
11
A9
14
B9
12
Termination enable HIGH
13
Not Connected
PIN ASSIGNEMENT
1
2
5
3
4
6
7
8
9
10
11
12
24
13
14
15
16
17
18
19
20
21
22
23
DDR1 10 - 27 T7 RL
Double Data Rate
Single switch
10-BIT Wide
Rs value in
27 , 56
Package code
T7: TSSOP24
Tape & Reel
OTHER INFORMATION
DDR110-xxT7RL
5/5
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of
use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by
implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to
change without notice. This publication supersedes and replaces all information previously supplied.
STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written ap-
proval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
2001 STMicroelectronics - Printed in Italy - All rights reserved.
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com
Type
Marking
Package
Weight
Base qty
Delivery mode
DDR110-27T7RL
DDR110-27
TSSOP-24
0.088 g
2500
Tape & Reel
DDR110-56T7RL
DDR110-56
TSSOP-24
0.088 g
2500
Tape & Reel
s
Epoxy meets UL94 - V0 standard
PACKAGE MECHANICAL DATA
TSSOP-24
1
24
12
13
b
e
A1
A
A2
E
D
c
L
k
E1
L1
REF.
DIMENSIONS
Millimeters
Inches
Min.
Typ.
Max.
Min.
Typ.
Max.
A
1.200
0.047
A1
0.050
0.150 0.002
0.006
A2
0.800 1.000 1.050 0.031 0.039 0.041
b
0.190
0.300 0.007
0.012
c
0.090
0.200 0.004
0.008
D
7.700 7.800 7.900 0.303 0.307 0.311
E
6.400
0.252
E1
4.300 4.400 4.500 0.169 0.173 0.177
e
0.65
0.026
k
0
8
0
8
L
0.450 0.600 0.750 0.017 0.024 0.029
L1
1.000
0.039
0.65mm
6.8mm
4.4mm
0.30mm
8.00mm
FOOTPRINT