1/13
October 2002
s
24 FLIP-FLOP STAGES - COUNTS FROM 2
0
TO 2
24
s
LAST 16 STAGES SELECTABLE BY BCD
SELECT CODE
s
GROUP SELECT INDICATES ONE OR
MORE PRIORITY INPUTS
s
QUIESCENT CURRENT SPECIFIED UP TO
20V
s
STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
s
5V, 10V AND 15V PARAMETRIC RATINGS
s
INPUT LEAKAGE CURRENT
I
I
= 100nA (MAX) AT V
DD
= 18V T
A
= 25C
s
100% TESTED FOR QUIESCENT CURRENT
s
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B "STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTION
HCF4536B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP package.
HCF4536B is a programmable timer consisting of
24 ripple-binary counter stages. The salient
feature of this device is its flexibility. The device
can count from 1 to 2
24
or the first 8 stages can be
bypassed to allow an output, selectable by a 4-bit
code, from any one of the remaining 16 stages. It
can be driven by an external clock or an RC
oscillator that can be constructed using on-chip
components. Input IN1 serves as either the
external clock input or the input to the on-chip RC
oscillator. OUT1 and OUT2 are connection
terminals for the external RC components. In
addition, an on-chip monostable circuit is provided
to allow a variable pulse width output. Various
timing functions can be achieved using
combinations of these capabilities. A logic "1" on
the 8-BYPASS input enables a bypass of the first
8 stages and makes stage 9 the first counter stage
of the last 16 stages. Selection of 1 of 16 outputs
is accomplished by the decoder and the BCD
inputs A, B, C, and D. MONO IN is the timing input
HCF4536B
PROGRAMMABLE TIMER
PIN CONNECTION
ORDER CODES
PACKAGE
TUBE
T & R
DIP
HCF4536BEY
DIP
HCF4536B
2/13
for the on-chip monostable oscillator. Grounding
of the MONO IN terminal through a resistor of 10
K
or higher, disables the one shot circuit and
connects the decoder directly to the DECODE
OUT terminal. A resistor to V
DD
and a capacitor to
ground from the MONO IN terminal enables the
one-shot circuit and controls its pulse width. A fast
test mode is enabled by a logic "1" on 8-BYPASS,
SET, and RESET. This mode divides the 24-stage
counter into three 8-stage sections to facilitate a
fast test sequence.
INPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
FUNCTIONAL DIAGRAM
PIN No
SYMBOL
NAME AND FUNCTION
9, 10, 11, 12
A, B, C, D
Binary Select Input
1
SET
Set input
2
RESET
Reset Input
15
MONO IN
Monostable OscillatorTim-
ing Input
6
8BYPASS
8Bypass input( bypass
the first 8 stages)
3
IN1
External Clock Input or
RC oscillator Input
4, 5
OUT1, OUT2 Outputs
13
DECODE
OUT
Decode Out Terminal
7
CLOCK
INHIBIT
Clock Inhibit Input
14
OSC.
INHIBIT
Oscillator Inhibit Input
8
V
SS
Negative Supply Voltage
16
V
DD
Positive Supply Voltage
HCF4536B
5/13
LOGIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to V
SS
pin voltage.
Symbol
Parameter
Value
Unit
V
DD
Supply Voltage
-0.5 to +22
V
V
I
DC Input Voltage
-0.5 to V
DD
+ 0.5
V
I
I
DC Input Current
10
mA
P
D
Power Dissipation per Package
200
mW
Power Dissipation per Output Transistor
100
mW
T
op
Operating Temperature
-55 to +125
C
T
stg
Storage Temperature
-65 to +150
C
PDF 
ZIP
