ChipFind - документация

Электронный компонент: L4936E

Скачать:  PDF   ZIP
L4936E
ADVANCED VOLTAGE REGULATOR
ENABLE AND SENSE INPUTS (EN, SI) PRO-
TECTED AGAINST NEGATIVE TRANSIENTS
DOWN TO -5V
RESET THRESHOLD ADJUSTABLE FROM
3.8 TO 4.7V
EXTREMELY LOW QUIESCENT CURRENT,
65
A (LESS THAN 90
A) IN STANDBY
MODE
OPERATING DC SUPPLY VOLTAGE RANGE
5V - 28V
OPERATING TRANSIENT SUPPLY VOLT-
AGE UP TO 40V
HIGH PRECISION STANDBY OUTPUT VOLT-
AGE 5V
1% WITH 100mA CURRENT CA-
PABILITY
OUTPUT 2 VOLTAGE 5V
2% WITH 400mA
CURRENT CAPABILITY (ADJ WIRED TO
V
OUT2
)
OUTPUT 2 VOLTAGE ADJUSTABLE BY EX-
TERNAL VOLTAGE DIVIDER
OUTPUT
2
DISABLE
FUNCTION
FOR
STANDBY MODE
DESCRIPTION
The L4936E is a monolithic integrated dual volt-
age regulator with two very low dropout outputs
and additional functions as power-on reset and in-
put voltage sense. It is designed for supplying the
microcomputer controlled systems especially in
automotive applications.
June 2000
PIN CONNECTIONS (Top views)
MULTIWA TT 11
MULTIWATT 15
ORDERING NUMBERS: L4936E (Multiwatt 11)
L4936EH (Multiwatt 15)
1
2
3
4
5
6
7
D94AT077
9
10
11
8
OUT2
ADJ
OUT1
SO
RES
GND
EN
CT
PR
SI
VS1/VS2
TAB CONNECTED TO PIN 6
Multiwatt11
1
2
3
4
5
6
7
D94AT078A
9
10
11
8
N.C.
N.C.
RES
GND
EN
N.C.
CT
PR
SI
VS1
VS2
TAB CONNECTED TO PIN 6
13
14
15
12
OUT2
ADJ
OUT1
SO
Multiwatt15
1/11
REG1
1.23V
REFERENCE
REG2
1.23V
RESET
1.4V
1.23V
1.23V
SENSE
VS1
VS2
EN
PR
SI
SO
RES
CT
ADJ
OUT2
OUT1
GND
D94AT074A
BLOCK DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
INDC
DC Operating Supply Voltage
28
V
V
INTR
Transient Operating Supply Voltage (T < 400ms)
-14 to 40
V
I
O
Output Current
internally limited
V
SI
Sense Input Voltage (Voltage Forced) (note 2)
-20 to 20
V
I
SI
Sense Input Current (Current Forced) (note 2)
1
mA
V
EN
Enable Input Voltage (Voltage Forced) (note 2)
-20 to 20
V
I
EN
Sense Input Current (Current Forced) (note 2)
1
mA
V
RES
, V
SO
Output Voltages
-0.3 to 20
V
I
RES
, I
SO
Output Currents (Output Low)
5
mA
P
O
Power Dissipation at T
amb
= 80
C (note 3)
Multiwatt 11 (R
th
heatsink = 9K/W)
5
W
T
stg
Storage Temperature
-65 to 150
C
T
j
Operating Junction Temperature
-40 to 150
C
T
JSD
Thermal shutdown junction temperature Output 2 will shut-down
typically at Tj 10K lower than output 1
165
C
Note:
The circuit is ESD protected according to MIL-STD-883C
Note 2: Current forced means voltage unlimited but current limited to the specified value
Voltage forced means voltage limi ted to the specified valueswhile the current is not limited
Note 3: Typical value soldered on a PC board with 8 cm2 copper ground plane (35mm thick)
L4936E
2/11
ELECTRICAL CHARACTERISTICS (V
S
= 14V; T
j
= -40 to 150
C unless otherwise specified.)
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
OUT 1
V
O1
Supply Output Voltage
V
S
= 6 to 28V;
I
O1
= 400
A to 100mA
4.9
5
5.1
V
T
j
125
C; I
O1
= 50 to 400
A
4.8
5
5.2
V
V
DP1
Dropoutput Voltage 1
I
OUT1
= 10mA
0.1
0.2
V
I
OUT1
= 100mA; V
S
= 4.8V
0.2
0.4
V
V
OL01
Load Regulation 1
I
OUT1
= 1 to 100mA
(after regulation setting)
25
mV
V
LIM1
Current Limit 1
VOUT1 = 0.8 to 4.5V
100
200
400
mA
I
QSB
Quiescent Current in Standby
Mode
I
EN
2.4V (output 2 disabled)
I
O1
= 0.1mA; V
SI
> 1.3V
65
90
A
T
J
< 85
C; R
PR
= 0
75
A
OUT 2
V
O2
Output Voltage 2
ADJ connected to OUT 2
Enable = LOW; V
S
= 6 to 28V;
I
02
= 5 to 400mA
4.9
5.1
V
V
DP2
Dropoutput Voltage 2
I
OUT2
= 100mA; V
S
= 4.8V
0.2
0.3
V
I
OUT2
= 400mA; V
S
= 4.8V
0.3
0.6
V
V
OL02
Load Regulation 2
I
OUT1
= 5 to 400mA
(after regulation setting)
50
mV
R
ADJ
Adjust Input Resistance
60
100
150
K
I
LIM2
Current Limit 2
V02 = 0.8 to 4.5V
450
650
1300
mA
I
Q
Quiescent Current
I
OUT1
= 100mA; I
OUT2
= 400mA
20
mA
OUT1, OUT 2
V
OLi 1,2
Line Regulation
V
S
= 6 to 28V; I
O1
= 1mA,
I
O2
= 5mA,
(after regulation setting)
20
mV
PIN FUNCTIONS
PIN (MW 11)
PIN (MW 15)
Name
Function
1
1
VS1
Supply Voltage (400mA Regulator)
1
2
VS2
Supply Voltage (100mA Regulator, Reset, Sense)
2
3
S1
Sense Input
3
4
PR
Reset Theresold Programming
4
5
CT
Reset Delay Capacitor
5
7
EN
Enable (low will activate the 400mA regulator)
6
8
GND
Ground
7
9
RES
Reset Output
8
12
SO
Sense Output
9
13
OUT 1
100mA Regulator Output
10
14
ADJ
Feedback of 400mA Regulator
11
15
OUT 2
400mA Regulator Output
6, 10, 11
NC
Not Connected
THERMAL DATA
Symbol
Parameter
MW 11
MW 15
Unit
R
th j-case
Thermal Resistance Junction-case
3
C/W
Note 3: Typical value soldered on a PC board with 8 cm2 copper ground plane (35mm thick)
L4936E
3/11
ELECTRICAL CHARACTERISTICS (Continued.)
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
ENABLE INPUT
V
ENL
Enable Input Low Voltage
(Output 2 Active)
-20
1
V
V
ENH
Enable Input High Voltage
1.4
20
V
V
ENhyst
Enable Hysteresis
20
30
60
mV
I
EN LOW
Enable Input Current Low
V
EN
= 0
-20
-8
-3
A
I
EN HIGH
Enable Input Current High
V
EN
= 1.1 to 7V; T
J
< 130
C;
-1
0
1
A
V
EN
= 1.1 to 7V;
T
J
= 130 to 150
C;
-10
0
10
A
RESET CIRCUIT
V
RT
Reset Theresold Voltage
(note4)
R
PR
=
4.5
V
O1
-0.3 V
O1
-0.2
V
R
PR
= 0
3.65
3.8
3.95
V
V
RTH
Reset Theresold Hysteresis
R
PR
=
15
40
100
mV
t
RD min
Reset Pulse Delay
C
RES
= 47nF; t
r
30
s; (note 5)
40
60
100
ms
t
RD nom
Reset Pulse Delay
C
RES
= 47nF; (note 6)
60
100
140
ms
t
RR
Reset Reaction Time
C
RES
= 47nF
10
50
150
s
I
CT
Pull Down Capability of the
Discharge circuit
V
OUT1
< V
RT
3
6
15
mA
I
CT
Charge Current
V
OUT1
> V
RT
-1.3
-1
0.7
A
V
RESL
Reset Output Low Voltage
R
RES
= 10K
to V
OUT1
V
OUT1
1.5V
0.4
V
V
RESH
Reset Output High Leakage
current
V
RES
= 5V
1
A
SENSE COMPARATOR
V
SI
Functional Range
-20
20
V
V
SIT
Sense Threshold Voltage
Falling Edge; T
J
<130
C
1.08
1.16
1.24
V
Falling Edge; T
J
130
to 150
C
1.05
1.16
1.29
V
V
SITH
Sense Threshold Hysteresis
10
30
60
mV
V
SOL
Sense Output Low Voltage
V
SI
1.05V; R
SO
=10K
connected to 5V; V
S
5V
0.4
V
I
SOH
Sense Output Leakage
V
SO
= 5V; V
SI
1.5V
1
A
I
SI HIGH
Sense Input Current High
V
SI
= 1.1 to 7V; T
J
<130
C
-1
0
1
A
V
SI
= 1.1 to 7V; T
J
130
to 150
C
-10
0
10
A
I
SI LOW
Sense Input Current Low
V
SI
= 0V
-20
-8
-3
A
Note :
4) The reset threshold can be programmed continuously from typ 3.8V to 4.7V by changing a value of an external resistor from pin PR to GN
5) This is a minimum reset time according to the hysteresis of the comparator. Delay time starts with V
OUT1
exceeding V
RT
6) This is the nominal reset time depending on the discharging limit of C
T
(saturation voltage) and theupper threshold of the timer comparator.
Delay time starts with V
OUT1
exceeding V
RT
7) The leakage of C
T
must be less than 0.5mA (2V). If an external resistor between C
T
and V
OUT1
is applied, the leakage current may be
increased. The external resistor should have more than 30K
.
for stability: Cs
1
F, C01
10
F, C02
10
F, ESR
5
(designed target for resistive load) For details see application note.
8) For transients exceeding 20V or -20V external protection is required at the Pins SI and EN as shown at Pin EN. The protection proposed will
provide proper function for transients in the range of
200V. If the zener diode is omitted the external resistor should be raised to 200K
to limit the current to 1mA. Without the zener diode, the function 20V or -20V can not be guaran teed.
L4936E
4/11
FUNCTIONAL DESCRIPTION
The L4936E is a monolithic integrated dual volt-
age regulator, based on the STM modulator volt-
age regulator approach. Several outstanding fea-
tures and auxiliary functions are implemented to
meet the requirements of supplying microproces-
sor systems in automotive applications. Neverthe-
less, it is suitable also in other applications where
two stabilized voltages are required. The modular
approach of this device allows to get easly also
other features and functions when required.
Standby Regulator
The standby regulator uses an Isolated collector
Vertical PNP transistor as a regulating element.
With this structure very low dropout voltage at
currents up to 100mA is obtained. The dropout
operation of the standby regulator is maintained
down to 3V input supply voltage. The output volt-
age is regulated up to the transient input supply
voltage of 40V. With this feature no functional in-
terruption due to overvoltage pulses is generated.
In the standby mode when the output 2 is dis-
abled, the current consumption of the device (qui-
escent current) is less than 90
A (14V supply
voltage).
To reduce the quiescent current peak in the un-
dervoltage region and to improve the transient re-
sponse in this region, the dropout voltage is con-
trolled. A second regulation path will keep the
output voltage without load below 5.5V even at
high temperatures.
Output 2 Voltage
The output 2 regulator uses the same output
structure as the standby regulator but rated for
the output current of 400mA. The output voltage
is internally fixed to 5V if ADJ is connected to
V
OUT2
.
REG1
1.23V
REFERENCE
REG2
1.23V
RESET
1.4V
1.23V
1.23V
SENSE
VS1
VS2
EN
PR
SI
SO
RES
CT
ADJ
OUT2
OUT1
GND
D94AT079A
15V
100K
C
S
(Note 8)
for example
BZX97C15
CT (Note 7)
C
O2
C
O1
V
OUT1
R
SO
APPLICATION CIRCUIT
1.23V
D94AT080
-
+
R
1i
R
2i
OUT2
ADJ
R
1E
R
2E
R
ADJ
total 100K
typical
L4936E
5/11
The output 2 regulator can be switches OFF via
the enable input.
Connecting a resistor divider R
1E
, R
2E
to the ADJ,
OUT2 pin the output voltage 2 can be pro-
grammed to the value of
V
OUT2
=
V
OUT1
1
+
R
1E
(
R
2E
+
R
ADJ
)
R
2E
R
ADJ
with R
ADJ
= 60K to 150K and V
OUT1
= 4.95 to
5.05V.
For an exact calculation the temperature coeffi-
cient (Tc -2000pprm) of the internal resistor
(R
ADJ
) must be taken into account. Pin ADJ in this
mode should not have a capacitive burden be-
cause this would reduce the phase margin of the
regulator loop.
Reset circuit
The reset circuit supervises the standby output
voltage. The reset output (RES) is defined from
V
OUT
1V.
Even if V
S
is lacking, the reset generator is sup-
plied by the output voltage V
OUT1
.
The reset threshold of 4.7V is defined with the in-
ternal reference voltage (note 9) and standby out-
put divider, when pin PR is left open. The reset
threshold voltage can be programmed in the
range from 3.8V to 4.7V by connecting an exter-
nal resistor from pin PR to GND.
The value of the programming resistor R
PR
can
be calculated with:
R
PR
=
22K
4.7V
V
RT
-
1
-
92.9K, 3.8V
V
RT
4.7V
The reset pulse delay time t
RD
, is defined with the
charge time of an external capacitor C
T
:
t
RDmin
=
C
T
0.6V
1
A
(note 5)
t
RDnom
=
C
T
1.4V
1
A
(note 6)
The reaction time of the reset circuit originates
from the noise immunity. Standby output voltage
drops below the reset threshold only a bit longer
than the reaction time results in a shorter reset
delay time. The nominal reset delay time will be
generated for standby output voltage drops longer
than approximately 50
s.
The minimum reset time is generated if reset con-
dition only occures for a short time triggering a re-
set pulse but not completely discharging C
T
. The
reset can be related to output2 on request. If
higher charge currents for the reset capacitor are
required a resistors from Pin C
T
to OUT1, may be
used to increase the current. We recommended
the use of 10K
to 5V as an output pull up.
Sense Comparator
The sense comparator compares an input signal
with an internal voltage reference of typical 1.23V.
The use of an external voltage divider makes this
comparator very flexible in the application. It can
be used to supervise the input voltage either be-
fore or after the protection diode and to give addi-
tional information to the microprocessor like low
voltage warnings. We recommended the use of
10K
to 5V as an output pull up.
Note 9:
The reference is alternatively supplied from V
S
or V
OUT1
. If one supply
is present, the reference is operating.
Thermal Protection
Both outputs are provided with an overtempera-
ture shut down regulation power dissipation down
to uncritical values.
Output 2 will shut down approximately 10K before
output 1.
Under normal conditions shut down of output 2
will allow the chip to cool down again. Thus out-
put 1 will be unaffected.
The thermal shut down reduces the output volt-
ages until power dissipation and the flow of ther-
mal energy out of the chip balance.
Transient Sensitivity
In proper operation (V
OUT
> 4.5V) the reference is
supplied by V
OUT1
thus reducing sensitivity to in-
put transients.
Precise Data will be issued as soon as samples
are available.
L4936E
6/11
1
A
D94AT081
-
+
OUT1
RES
Low threshold V
BE
at 1
A=0.5V at 25
C
PR
VOUT1
74K
REG
17K
REF
1.23V
-
CT
CT
10...100K
High threshold
=1.4
Figure 3: Reset Generator
Figure 4:
L4936E
7/11
INPUT PROTECTION
The Inputs Enable (EN) and sense in(SI) are pro-
tected against negative transients. Figure 5 is
showing the simplified schematic
Figure 5:
Input Characteristics of SI, EN:
L4936E
8/11
Multiwatt15 V
DIM.
mm
inch
MIN.
TYP.
MAX.
MIN.
TYP.
MAX.
A
5
0.197
B
2.65
0.104
C
1.6
0.063
D
1
0.039
E
0.49
0.55
0.019
0.022
F
0.66
0.75
0.026
0.030
G
1.02
1.27
1.52
0.040
0.050
0.060
G1
17.53
17.78
18.03
0.690
0.700
0.710
H1
19.6
0.772
H2
20.2
0.795
L
21.9
22.2
22.5
0.862
0.874
0.886
L1
21.7
22.1
22.5
0.854
0.870
0.886
L2
17.65
18.1
0.695
0.713
L3
17.25
17.5
17.75
0.679
0.689
0.699
L4
10.3
10.7
10.9
0.406
0.421
0.429
L7
2.65
2.9
0.104
0.114
M
4.25
4.55
4.85
0.167
0.179
0.191
M1
4.63
5.08
5.53
0.182
0.200
0.218
S
1.9
2.6
0.075
0.102
S1
1.9
2.6
0.075
0.102
Dia1
3.65
3.85
0.144
0.152
OUTLINE AND
MECHANICAL DATA
L4936E
9/11
Multiwatt11 V
DIM.
mm
inch
MIN.
TYP.
MAX.
MIN.
TYP.
MAX.
A
5
0.197
B
2.65
0.104
C
1.6
0.063
D
1
0.039
E
0.49
0.55
0.019
0.022
F
0.88
0.95
0.035
0.037
G
1.45
1.7
1.95
0.057
0.067
0.077
G1
16.75
17
17.25
0.659
0.669
0.679
H1
19.6
0.772
H2
20.2
0.795
L
21.9
22.2
22.5
0.862
0.874
0.886
L1
21.7
22.1
22.5
0.854
0.87
0.886
L2
17.4
18.1
0.685
0.713
L3
17.25
17.5
17.75
0.679
0.689
0.699
L4
10.3
10.7
10.9
0.406
0.421
0.429
L7
2.65
2.9
0.104
0.114
M
4.25
4.55
4.85
0.167
0.179
0.191
M1
4.73
5.08
5.43
0.186
0.200
0.214
S
1.9
2.6
0.075
0.102
S1
1.9
2.6
0.075
0.102
Dia1
3.65
3.85
0.144
0.152
OUTLINE AND
MECHANICAL DATA
L4936E
10/11
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parti es which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
2000 STMicroelectronics Printed in Italy All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com
L4936E
11/11